VAX 6000 Series
Vector Processor Owner’s Manual

Order Number EK–60VAA–OM–001

This manual is for the system manager or system operator of a VAX 6000 system with a vector processor. The manual expands upon information found in the VAX 6000–400 Owner’s Manual and the Mini-Reference.

digital equipment corporation
maynard, massachusetts
Contents

Preface vii

Chapter 1  VAX Vector Processing System
1.1  VAX 6000 System Architecture 1–2

Chapter 2  Vector Console Commands
2.1  Console Commands 2–3
2.2  DEPOSIT Command 2–6
2.2.1  Syntax and Qualifiers 2–6
2.2.2  Examples 2–8
2.3  EXAMINE 2–10
2.3.1  Syntax and Qualifiers 2–10
2.3.2  Examples 2–12
2.4  SET CPU Command 2–14
2.4.1  Syntax and Qualifiers 2–14
2.4.2  Examples 2–16
2.5  Sample Console Session 2–18

Appendix A  Self-Test

Appendix B  Vector Processor Error Messages
Appendix C  Vector Module Registers

C.1 Console Commands to Access Registers .......................... C-1
C.2 <REFERENCE>(XRP) IPRs Related to the Vector Module  .  C-8
C.3 <REFERENCE>(xrv) Internal Processor Registers .......... C–9
C.4 <REFERENCE>(xrv) Registers — Vector Indirect Registers . C-12

Index

Examples

A-1 Sample Self-Test Results, Scalar Processors Only .......... A-2
A-2 Sample Self-Test Results with Vector Processors ........ A-4

Figures

1-1 VAX 6000 Model 400 Vector Processing System ............ 1-2
A-1 <REFERENCE>(XRP) LEDs After Self-Test ............... A-5
C-1 Vector Length (VLR) and Vector Count (VCR) Registers . C-2
C-2 Vector Mask Register (VMR) ............................... C-2
C-3 Vector Interface Error Status Register (VINTSR)
           IPR123 (7B hex) ................................ C-8
C-4 Accelerator Control and Status Register (ACCS)
           IPR40 (28 hex) ................................ C-8
C-5 Vector Processor Status Register (VPSR)
           IPR144 (90 hex) ............................... C-9
C-6 Vector Arithmetic Exception Register (VAER)
           IPR145 (91 hex) ............................... C-9
C-7 Vector Memory Activity Check Register (VMAC)
           IPR146 (92 hex) ............................... C-10
C-8 Vector Translation Buffer Invalidate All Register (VTBIA)
           IPR147 (93 hex) ............................... C-10
C-9 Vector Indirect Address Register (VIADR)
           IPR157 (9D hex) ............................... C-10
C-10 Vector Indirect Data Low Register (VIDLO)
           IPR158 (9E hex) ............................... C-11
C-11 Vector Indirect Data High Register (VIDHI)
           IPR159 (9F hex) ............................... C-11
C-12 Vector Register n (VREGn)
000—3FF, 16 registers ............................... C-12

C-13 Arithmetic Exception Register (ALU_OP)
  440 hex ........................................... C-12

C-14 Scalar Operand Low Register (ALU_SCOP_LO)
  448 hex ........................................... C-13

C-15 Scalar Operand High Register (ALU_SCOP_HI)
  44C hex ........................................... C-13

C-16 Vector Mask Low Register (ALU_MASK_LO)
  450 hex ........................................... C-13

C-17 Vector Mask High Register (ALU_MASK_HI)
  451 hex ........................................... C-14

C-18 Exception Summary Register (ALU_EXC)
  454 hex ........................................... C-14

C-19 Diagnostic Control Register (ALU_DIAG_CTL)
  45C hex ........................................... C-15

C-20 Current ALU Instruction Register (VCTL_CALU)
  480 hex ........................................... C-15

C-21 Deferred ALU Instruction Register (VCTL.DALU)
  481 hex ........................................... C-16

C-22 Current ALU Operand Low Register (VCTL_COP_LO)
  482 hex ........................................... C-16

C-23 Current ALU Operand High Register (VCTL_COP_HI)
  483 hex ........................................... C-16

C-24 Deferred ALU Operand Low Register (VCTL_DOP_LO)
  484 hex ........................................... C-17

C-25 Deferred ALU Operand High Register (VCTL_DOP_HI)
  485 hex ........................................... C-17

C-26 Load/Store Instruction Register (VCTL_LDST)
  486 hex ........................................... C-18

C-27 Load/Store Stride Register (VCTL_STRIDE)
  487 hex ........................................... C-18

C-28 Illegal Instruction (VCTL_ILL)
  488 hex ........................................... C-19

C-29 Vector Controller Status (VCTL_CSR)
  489 hex ........................................... C-20

C-30 Module Revision (MOD_REV)
  48A hex ........................................... C-21

C-31 P0 Base Register (LSX_P0BR)
  500 hex ........................................... C-21

C-32 P0 Length Register (LSX_P0LR)
C-33 P1 Base Register (LSX_P1BR)
C-34 P1 Length Register (LSX_P1LR)
C-35 System Base Register (LSX_SBR)
C-36 System Length Register (LSX_SLR)
C-37 Load/Store Exception Register (LSX_EXC)
C-38 Translation Buffer Control Register (LSX_TBCSR)
C-39 Memory Management Enable (LSX_MAPEN)
C-40 Translation Buffer Invalidate All Register (LSX_TBIA)
C-41 Translation Buffer Invalidate Single Register (LSX_TBIS)
C-42 Vector Mask Low Register (LSX_MASKLO)
C-43 Vector Mask High Register (LSX_MASKHI)
C-44 Load/Store Stride Register (LSX_STRIDE)
C-45 Load/Store Instruction Register (LSX_INST)
C-46 Cache Control Register (LSX_CCSR)
C-47 Translation Buffer Tag Register (LSX_TBTAG)
C-48 Translation Buffer PTE Register (LSX_PTE)
## Tables

<table>
<thead>
<tr>
<th>Table</th>
<th>Title</th>
<th>Pages</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-1</td>
<td>Processor Module Combinations</td>
<td>1-3</td>
</tr>
<tr>
<td>2-1</td>
<td>Console Commands and Qualifiers</td>
<td>2-3</td>
</tr>
<tr>
<td>2-2</td>
<td>DEPOSIT Command Qualifiers</td>
<td>2-6</td>
</tr>
<tr>
<td>2-3</td>
<td>EXAMINE Command Qualifiers</td>
<td>2-10</td>
</tr>
<tr>
<td>2-4</td>
<td>SET CPU Command Qualifiers</td>
<td>2-14</td>
</tr>
<tr>
<td>2-5</td>
<td>SET CPU Command Qualifiers’ Effect After a System Reset</td>
<td>2-17</td>
</tr>
<tr>
<td>B-1</td>
<td>Vector Error Messages</td>
<td>B-1</td>
</tr>
<tr>
<td>C-1</td>
<td>Internal Processor Registers</td>
<td>C-3</td>
</tr>
<tr>
<td>C-2</td>
<td>FV64A Registers—Vector Indirect Registers</td>
<td>C-5</td>
</tr>
</tbody>
</table>
Preface

Intended Audience

This manual is for the system manager or system operator of a VAX 6000 system with a vector processor. The day-to-day operations of the system are detailed in the Owner’s Manual that ships with the system; this manual focuses on information pertaining to systems with vector processors.

Document Structure

The manuals in the VAX 6000 series documentation set are designed using structured documentation theory. Each topic has a boldface indented abstract, to help you use the manual as a reference tool. Other typical components of a topic include an illustration or example, a chart or list, and descriptive text.

This manual has two chapters and three appendixes:

• **Chapter 1, VAX Vector Processing System**, gives an overview of VAX 6000 systems with vector processors.

• **Chapter 2, Vector Console Commands**, describes the console commands used with vector processors.

• **Appendix A, Self-Test**, describes how to interpret the console display for self-test and the LEDs on processor modules.

• **Appendix B, Vector Processor Error Messages**, lists error messages associated with the vector module.

• **Appendix C, Vector Module Registers**, gives the registers associated with the vector module.
<REFERENCE>(VAX_XXXX) Documents

Documents in the <REFERENCE>(VAX_XXXX) documentation set include:

<table>
<thead>
<tr>
<th>Title</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;REFERENCE&gt;(VAX_XXXX) Installation Guide</td>
<td>EK–640EA–IN</td>
</tr>
<tr>
<td>&lt;REFERENCE&gt;(VAX_XXXX) Owner’s Manual</td>
<td>EK–640EA–OM</td>
</tr>
<tr>
<td>&lt;REFERENCE&gt;(VAX_XXXX) Mini-Reference</td>
<td>EK–640EA–HR</td>
</tr>
<tr>
<td>&lt;REFERENCE&gt;(VAX_XXXX) Options and Maintenance</td>
<td>EK–640EB–MG</td>
</tr>
<tr>
<td>VAX 6000 Series Upgrade Manual</td>
<td>EK–600EB–UP</td>
</tr>
<tr>
<td>VAX 6000 Series Vector Processor Owner’s Manual</td>
<td>EK–60VAA–OM</td>
</tr>
</tbody>
</table>

Associated Documents

Other documents that you may find useful include:

<table>
<thead>
<tr>
<th>Title</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>CIBCA User Guide</td>
<td>EK–CIBCA–UG</td>
</tr>
<tr>
<td>DEBNI Installation Guide</td>
<td>EK–DEBNI–IN</td>
</tr>
<tr>
<td>Guide to Maintaining a VMS System</td>
<td>AA–LA34A–TE</td>
</tr>
<tr>
<td>HSC Installation Manual</td>
<td>EK–HSCMN–IN</td>
</tr>
<tr>
<td>H4000 DIGITAL Ethernet Transceiver Installation Manual</td>
<td>EK–H4000–IN</td>
</tr>
<tr>
<td>H7231 Battery Backup Unit User’s Guide</td>
<td>EK–H7231–UG</td>
</tr>
<tr>
<td>Installing and Using the VT320 Video Terminal</td>
<td>EK–VT320–UG</td>
</tr>
<tr>
<td>Introduction to VMS System Management</td>
<td>AA–LA24A–TE</td>
</tr>
<tr>
<td>KDB50 Disk Controller User’s Guide</td>
<td>EK–KDB50–UG</td>
</tr>
<tr>
<td>RA90 Disk Drive User Guide</td>
<td>EK–ORA90–UG</td>
</tr>
<tr>
<td>Title</td>
<td>Order Number</td>
</tr>
<tr>
<td>------------------------------------------------------------</td>
<td>--------------</td>
</tr>
<tr>
<td>RV20 Optical Disk Owner’s Manual</td>
<td>EK–ORV20–OM</td>
</tr>
<tr>
<td>SC008 Star Coupler User’s Guide</td>
<td>EK–SC008–UG</td>
</tr>
<tr>
<td>TK70 Streaming Tape Drive Owner’s Manual</td>
<td>EK–OTK70–OM</td>
</tr>
<tr>
<td>TU81/ TA81 and TU81 PLUS Subsystem User’s Guide</td>
<td>EK–TUA81–UG</td>
</tr>
<tr>
<td>ULTRIX-32 Guide to System Exercisers</td>
<td>AA–KS95B–TE</td>
</tr>
<tr>
<td>VAX Vector Processing Handbook</td>
<td>EC–H0419–46</td>
</tr>
<tr>
<td>VAXBI Expander Cabinet Installation Guide</td>
<td>EK–VBIEA–IN</td>
</tr>
<tr>
<td>VAXBI Options Handbook</td>
<td>EB–32255–46</td>
</tr>
<tr>
<td>VMS Installation and Operations: VAX 6000 Series</td>
<td>AA–LB36B–TE</td>
</tr>
<tr>
<td>VMS Networking Manual</td>
<td>AA–LA48A–TE</td>
</tr>
<tr>
<td>VMS System Manager’s Manual</td>
<td>AA–LA00A–TE</td>
</tr>
<tr>
<td>VMS VAXcluster Manual</td>
<td>AA–LA27A–TE</td>
</tr>
<tr>
<td>VMS Version 5.4 New and Changed Features Manual</td>
<td>AA–MG29C–TE</td>
</tr>
</tbody>
</table>
This chapter describes the architecture for the VAX 6000 Model 400 systems that support attached vector processors. Earlier models of the 6000 series do not support vector processing.
1.1 VAX 6000 System Architecture

The VAX 6000 computer systems use the high-speed system bus, the XMI, to interconnect processors and memory modules. The VAX 6000 Model 400 series supports multiprocessing with up to six scalar processors or one or two scalar/vector pairs. In Figure 1-1 the DW MBA adapter serves as the interface to I/O devices on the VAXBI bus.

Figure 1-1: VAX 6000 Model 400 Vector Processing System
VAX 6000 Model 400 systems support vector processing. The FV64A vector processor is an integrated vector processor; that is, the vector processor module performs as a coprocessor that is tightly coupled with a host scalar processor. To an executing program, the scalar/vector pair of modules appear as one processor.

The two processor modules are physically connected by an intermodule cable, the VIB. The scalar processor is specifically designed to support its vector coprocessor, and the VAX vector instruction set is implemented as part of the host native instruction set. Both the scalar and vector processors are on the XMI bus, and they both access a common memory.

A VAX 6000 Model 400 system can have one or two scalar/vector pairs. If the system has only one pair, it can also have up to three additional scalar processors. Table 1–1 lists the maximum number of scalar and vector processor modules allowed.

<table>
<thead>
<tr>
<th>Maximum CPUs</th>
<th>Maximum Vectors</th>
<th>Configuration (Slot 1 at Right)</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>0</td>
<td>P P P P P P P</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>M V P P P P P</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>M V P M V P</td>
</tr>
</tbody>
</table>

For performance reasons, the scalar processor of a scalar/vector pair should not be made the primary processor when other scalar processors are in the system. For optimal performance, two memory modules are required for one scalar/vector pair, and four memory modules are required for two scalar/vector pairs.

**NOTE:** Installation of an <REFERENCE>xrv> vector processor requires that the attached <REFERENCE>xrp> module (T2015) be at a minimum revision of K. In addition, the ROMs on any additional <REFERENCE>xrp> modules must be at a minimum revision of V2.0 (ROM 0 and ROM 1).
Chapter 2
Vector Console Commands

This chapter describes the console commands that allow communication with a vector processor module.

Individual sections include:

- Console commands
- DEPOSIT command
- EXAMINE command
- SET CPU command
- Sample console session

A sample console session (see Section 2.5) shows the system response to the SHOW CPU and SHOW CONFIGURATION console commands.
2.1 Console Commands

Using the console program, you can examine and modify the system memory and registers, boot or restart an operating system, designate a primary processor, disable a vector processor, and return to program mode.

Section 2.2 through Section 2.4 give details on the console commands that are used with a vector processor; these are the DEPOSIT, EXAMINE, and SET CPU commands. For details on all console commands in Table 2-1, see your system Owner's Manual.

Table 2–1: Console Commands and Qualifiers

<table>
<thead>
<tr>
<th>Command and Qualifiers</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>BOOT /R3:n /R5:n /XM1:n /BI:m /NODE:n</td>
<td>Initializes the system, causing a self-test, and begins the boot program.</td>
</tr>
<tr>
<td>CLEAR EXCEPTION</td>
<td>Cleans up error state in XBER and RCSR registers.</td>
</tr>
<tr>
<td>CONTINUE</td>
<td>Begins processing at the address where processing was interrupted by a CTRL/P console command.</td>
</tr>
<tr>
<td>DEPOSIT /B /G /I /L /M /N /P /Q /N /NE /N</td>
<td>Stores data in a specified address.</td>
</tr>
<tr>
<td>EXAMINE /B /G /I /L /M /N /P /Q /N /NE /N</td>
<td>Displays the contents of a specified address.</td>
</tr>
<tr>
<td>FIND /MEMORY /RPB</td>
<td>Searches main memory for a page-aligned 256-Kbyte block of good memory or for a restart parameter block.</td>
</tr>
<tr>
<td>HALT</td>
<td>Null command; no action is taken since the processor has already halted in order to enter console mode.</td>
</tr>
<tr>
<td>HELP</td>
<td>Prints explanation of console commands.</td>
</tr>
</tbody>
</table>
Table 2–1 (Cont.): Console Commands and Qualifiers

<table>
<thead>
<tr>
<th>Command and Qualifiers</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INITIALIZE [n] /BI:n</td>
<td>Performs a system reset, including self-test.</td>
</tr>
<tr>
<td>REPEAT</td>
<td>Executes the command passed as its argument.</td>
</tr>
<tr>
<td>RESTORE EEPROM</td>
<td>Copies the TK tape's EEPROM contents to the EEPROM of the processor executing the command.</td>
</tr>
<tr>
<td>SAVE EEPROM</td>
<td>Copies to the TK tape the contents of the EEPROM of the processor executing the command.</td>
</tr>
<tr>
<td>SET BOOT</td>
<td>Stores a boot command by a nickname.</td>
</tr>
<tr>
<td>SET CPU [n] /ENABLED</td>
<td>Specifies eligibility of processors to become the boot processor.</td>
</tr>
<tr>
<td>/ALL</td>
<td>/NOENABLED</td>
</tr>
<tr>
<td>/NEXT_PRIMARY /PRIMARY</td>
<td>/ALL</td>
</tr>
<tr>
<td>/NOPRIMARY</td>
<td>/VECTOR_ENABLED /NOVECTOR_ENABLED</td>
</tr>
<tr>
<td>SET LANGUAGE ENGLISH</td>
<td>Changes the output of the console error messages between numeric code only (international mode) and code plus explanation (English mode).</td>
</tr>
<tr>
<td>INTERNATIONAL</td>
<td></td>
</tr>
<tr>
<td>SET MEMORY /CONSOLE_LIMIT:n /INTERLEAVE:(n+n...) /INTERLEAVE:DEFAULT /INTERLEAVE:NONE</td>
<td>Designates the method of interleaving the memory modules; supersedes the console program's default interleaving.</td>
</tr>
<tr>
<td>SET TERMINAL /BREAK</td>
<td>Sets console terminal characteristics.</td>
</tr>
<tr>
<td>/NOBREAK</td>
<td>/HARDCOPY</td>
</tr>
<tr>
<td>/HARDCOPY</td>
<td>/NOHARDCOPY</td>
</tr>
<tr>
<td>/SCOPE</td>
<td>/NOSCOPE</td>
</tr>
<tr>
<td>/SPEED:n</td>
<td></td>
</tr>
<tr>
<td>SHOW ALL</td>
<td>Displays the current value of parameters set.</td>
</tr>
<tr>
<td>SHOW BOOT</td>
<td>Displays all boot commands and nicknames that have been saved using SET BOOT.</td>
</tr>
</tbody>
</table>

2–4 VAX 6000 Series Vector Processor Owner’s Manual
<table>
<thead>
<tr>
<th>Command and Qualifiers</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>SHOW CONFIGURATION</td>
<td>Displays the hardware device type and revision level for each XMI and VAXBI node and indicates self-test status.</td>
</tr>
<tr>
<td>SHOW CPU</td>
<td>Identifies the primary processor and the status of other processors.</td>
</tr>
<tr>
<td>SHOW ETHERNET</td>
<td>Locates all Ethernet adapters on the system and displays their addresses.</td>
</tr>
<tr>
<td>SHOW LANGUAGE</td>
<td>Displays the mode currently set for console error messages, international or English.</td>
</tr>
<tr>
<td>SHOW MEMORY</td>
<td>Displays the memory lines from the system self-test, showing interleave and memory size.</td>
</tr>
<tr>
<td>SHOW TERMINAL</td>
<td>Displays the baud rate and terminal characteristics functioning on the console terminal.</td>
</tr>
<tr>
<td>START</td>
<td>Begins execution of an instruction at the address specified in the command string.</td>
</tr>
<tr>
<td>STOP /BI:n</td>
<td>Halts the specified node.</td>
</tr>
<tr>
<td>TEST /RBD</td>
<td>Passes control to the self-test diagnostics.</td>
</tr>
<tr>
<td>UPDATE</td>
<td>Copies contents of the EEPROM on the processor executing the command to the EEPROM of another processor.</td>
</tr>
<tr>
<td>Z /BI:n</td>
<td>Logically connects the console terminal to another processor on the XMI bus or to a VAXBI node.</td>
</tr>
<tr>
<td>!</td>
<td>Introduces a comment.</td>
</tr>
</tbody>
</table>
2.2 DEPOSIT Command

The DEPOSIT command stores data in a specified address. Various qualifiers provide access to the vector data registers (/VE), IPRs (/I), and vector indirect registers (/M). No qualifier is needed to deposit to VMR, VCR, and VLR.

2.2.1 Syntax and Qualifiers

Table 2–2: DEPOSIT Command Qualifiers

<table>
<thead>
<tr>
<th>Qualifier</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>/B</td>
<td>Defines data size as a byte.</td>
</tr>
<tr>
<td>/G</td>
<td>Defines the address space as the general register set, R0 through R15.</td>
</tr>
<tr>
<td>/I</td>
<td>Defines the address space as the internal processor registers, accessed through MTPR and MFPR instructions.</td>
</tr>
<tr>
<td>/L</td>
<td>Defines data size as a longword; initial default.</td>
</tr>
<tr>
<td>/M</td>
<td>Defines the address space as a vector indirect register; accesses addresses 400 and higher.</td>
</tr>
<tr>
<td>/N:&lt;count&gt;</td>
<td>Defines the address space as the first of a range. &lt;count&gt; is a required value with /N.</td>
</tr>
<tr>
<td>/P</td>
<td>Defines the address space as physical memory; initial default.</td>
</tr>
<tr>
<td>/Q</td>
<td>Defines data size as a quadword; initial default for vector registers (except for VCR and VLR).</td>
</tr>
<tr>
<td>/V</td>
<td>Defines the address space as virtual memory. All access and protection checking occur. Use when your operating system has been running prior to system halt.</td>
</tr>
<tr>
<td>/VE</td>
<td>Defines the address space as the vector register set.</td>
</tr>
<tr>
<td>/W</td>
<td>Defines data size as a word.</td>
</tr>
</tbody>
</table>

1The console deposits to the first address, then to the specified number of succeeding addresses. Even if the address is ‘–’, the succeeding addresses are at higher addresses (that is, the symbol specifies only the starting address, not the direction).

2If memory management has not been enabled, virtual addresses are equal to physical addresses. If access is not allowed to a program running with the current processor status longword (PSL), the console issues an error message. Virtual space deposits cause the PTE <M> bit to be set in the mapping PTE and force the processor write buffer to be flushed.
The DEPOSIT command syntax is:

\[ \text{D[EPOSIT]} \ [\text{/qualifier}] \ \text{<address> \ <data>} \]

where /qualifier is a value from Table 2–2, and the variable <data> is a hexadecimal value to be stored. The value must fit in the data size to be deposited. The variable <address> is a 1- to 8-digit hexadecimal value or one of the following:

- PSL, the processor status longword. You cannot use any address space qualifier with PSL.
- PC, the program counter. The address space is set to /G.
- SP, the stack pointer. The address space is set to /G.
- Rn, the general purpose register \( n \). The register number is in decimal. The address space is set to /G.
- VCR, 7-bit Vector Count Register. No address qualifier is permitted.
- VLR, 7-bit Vector Length Register. No address qualifier is permitted.
- VMR, 64-bit Vector Mask Register. No address qualifier is permitted.
- V0–V15, vector registers. Elements of a vector register are specified \( Vn:mm \), where \( n \) is a decimal number 0–15 specifying the vector register, and \( mm \) is a hex number 0–3F specifying the element within the vector register. The address qualifier must be set to /VE.
- +, the location immediately following the last location you referenced in an EXAMINE or DEPOSIT command. For physical and virtual memory, the referenced location is the last location plus the size of the reference (1 for byte, 2 for word, 4 for longword). For other address spaces, the address is the last referenced address plus one.
- –, the location immediately preceding the last location you referenced in an EXAMINE or DEPOSIT command. For physical and virtual memory, the referenced location is the last location minus the size of the reference (1 for byte, 2 for word, 4 for longword). For other address spaces, the address is the last referenced address minus one.
- *, the last location you referenced in an EXAMINE or DEPOSIT command.
- @, the location addressed by the last location you referenced in an EXAMINE or DEPOSIT command.

If no qualifiers are given with subsequent commands, the system uses the qualifiers from the preceding command as the defaults. With the /M qualifier, the address is a 3-digit hex number (400 or above).
2.2.2 Examples

Examples

1. >>> DEPOSIT/VE V12 0 ! Deposits zero into all 64 elements
   ! of vector register V12.

2. >>> DEPOSIT V6:2C/n:2 0 ! Deposits zero into V6 beginning at
   ! element 2C (hex) and also in the next
   ! two elements.

3. >>> DEPOSIT VLR 1 ! Deposits one in the Vector Length
   ! Register.

4. >>> DEPOSIT/Q/P 200 FFFFFFFF45370201
   ! Deposits FFFFFFFF45370201, a quadword
   ! of data into physical memory at address
   ! 200.

5. >>> DEPOSIT/M 440 0 ! Deposits zeros to vector indirect
   ! register with address 440 (hex).
The DEPOSIT command directs data into the specified address. If you do not specify any address space or data size qualifiers, the defaults are the last address space or data size specified in a DEPOSIT or EXAMINE command. After processor initialization, the default address space is physical memory, the default data size is longword, and the default address is zero.

If the specified value is too large to fit in the data size, the console program ignores the command and issues an error message. If the specified value is smaller than the data size to be deposited, the console program fills the high order data positions with zeros. If you specify conflicting data sizes or address spaces, the console program ignores the command and issues an error message.
2.3 EXAMINE

The EXAMINE command displays the contents of a specified address. Various qualifiers provide access to the vector data registers (/VE), IPRs (/I), and vector indirect registers (/M). No qualifier is needed to examine VMR, VCR, and VLR.

2.3.1 Syntax and Qualifiers

Table 2–3: EXAMINE Command Qualifiers

<table>
<thead>
<tr>
<th>Qualifier</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>/B</td>
<td>Defines data size as a byte.</td>
</tr>
<tr>
<td>/G</td>
<td>Defines the address space as the general register set, R0 through R15.</td>
</tr>
<tr>
<td>/I</td>
<td>Defines the address space as the internal processor registers, accessed through MTPR and MFPR instructions.</td>
</tr>
<tr>
<td>/L</td>
<td>Defines data size as a longword; initial default.</td>
</tr>
<tr>
<td>/M</td>
<td>Defines the address space as a vector indirect register; accesses addresses 400 and higher.</td>
</tr>
<tr>
<td>/N:&lt;count&gt;</td>
<td>Defines the address space as the first of a range. &lt;count&gt; is a required value with /N.</td>
</tr>
<tr>
<td>/P</td>
<td>Defines the address space as physical memory; initial default.</td>
</tr>
<tr>
<td>/Q</td>
<td>Defines data size as a quadword; initial default for vector registers (except for VCR and VLR).</td>
</tr>
<tr>
<td>/V</td>
<td>Defines the address space as virtual memory. All access and protection checking occur.</td>
</tr>
<tr>
<td>/VE</td>
<td>Defines the address space as the vector register set.</td>
</tr>
<tr>
<td>/W</td>
<td>Defines data size as a word.</td>
</tr>
</tbody>
</table>

1The console examines the first address, then the specified number of succeeding addresses. Even if the address is ‘–’, the succeeding addresses are at higher addresses; that is, the symbol specifies only the starting address, not the direction.

2If memory management has not been enabled, virtual addresses are equal to physical addresses. If access is not allowed to a program running with the current processor status longword (PSL), the console issues an error message. Virtual space deposits cause the PTE<:M> bit to be set in the mapping PTE and force the processor write buffer to be flushed.
The EXAMINE command syntax is:

\[ \text{E[XAMINE]} \ [\text{/qualifier}] \ [\text{<address>}] \]

where /qualifier is a value from Table 2–3, and <address> is a 1- to 8-digit hexadecimal value or one of the following:

- PSL, the processor status longword. You cannot use any address space qualifier with PSL.
- PC, the program counter. The address space is set to /G.
- SP, the stack pointer. The address space is set to /G.
- Rn, the general purpose register \( n \). The register number is in decimal. The address space is set to /G.
- VCR, 7-bit Vector Count Register. No address qualifier is permitted.
- VLR, 7-bit Vector Length Register. No address qualifier is permitted.
- VMR, 64-bit Vector Mask Register. No address qualifier is permitted.
- V0–V15, vector registers. Elements of a vector register are specified \( V_n:mm \), where \( n \) is a decimal number 0–15 specifying the vector register, and \( mm \) is a hex number 0–3F specifying the element within the vector register. The address qualifier must be set to /VE.
- +, the location immediately following the last location you referenced in an EXAMINE or DEPOSIT command. For physical and virtual memory, the referenced location is the last location plus the size of the reference (1 for byte, 2 for word, 4 for longword). For other address spaces, the address is the last referenced address plus one.
- −, the location immediately preceding the last location you referenced in an EXAMINE or DEPOSIT command. For physical and virtual memory, the referenced location is the last location minus the size of the reference (1 for byte, 2 for word, 4 for longword). For other address spaces, the address is the last referenced address minus one.
- *, the last location you referenced in an EXAMINE or DEPOSIT command.
- @, the location addressed by the last location you referenced in an EXAMINE or DEPOSIT command.

If no qualifiers are given with subsequent commands, the system uses the qualifiers from the preceding command as the defaults. With the /M qualifier, the address is a 3-digit hex number (400 or above).
2.3.2 Examples

Examples

1. >>> EXAMINE VLR
   ! Examines the Vector Length Register.
   M 00000001 OE

2. >>> EXAMINE/VE V0
   ! Examines vector register V0; system displays all 64 elements of register V0.

   VE V00:00 00000000 00000002
   VE V00:02 00000000 00000002
   VE V00:04 00000000 00000002
   VE V00:06 00000000 00000002
   VE V00:08 00000000 00000002
   VE V00:0A 00000000 00000002
   VE V00:0C 00000000 00000002
   VE V00:0E 00000000 00000002
   VE V00:10 00000000 00000002
   VE V00:12 00000000 00000002
   VE V00:14 00000000 00000002
   VE V00:16 00000000 00000002
   VE V00:18 00000000 00000002
   VE V00:1A 00000000 00000002
   VE V00:1C 00000000 00000002
   VE V00:1E 00000000 00000002
   VE V00:20 00000000 00000002
   VE V00:22 00000000 00000002
   VE V00:24 00000000 00000002
   VE V00:26 00000000 00000002
   VE V00:28 00000000 00000002
   VE V00:2A 00000000 00000002
   VE V00:2C 00000000 00000002
   VE V00:2E 00000000 00000002
   VE V00:30 00000000 00000002
   VE V00:32 00000000 00000002
   VE V00:34 00000000 00000002
   VE V00:36 00000000 00000002
   VE V00:38 00000000 00000002
   VE V00:3A 00000000 00000002
   VE V00:3C 00000000 00000002
   VE V00:3E 00000000 00000002

3. >>> EXAMINE/Q/P 200
   ! Examines the quadword in physical memory at address 200.

2–12  VAX 6000 Series  Vector Processor Owner’s Manual
4. >>> EXAMINE/VE V12:2E ! Examines element 2E (hex) ! (which is 41 decimal) of vector ! data register V12.

5. >>> EXAMINE/M 440 ! Examines the vector indirect ! register at hex address 440.
    M 440 FFFFFFFF 00000000 ! /M is used to access vector ! indirect registers.

The system response to the EXAMINE command is in hexadecimal notation:

<address space identifier>  <address>  <data>

where <address space identifier> can be one of these values:

- P — Physical memory. When virtual memory is examined, the <address space identifier> is P and <address> is the translated physical address.
- G — General register.
- I — Internal processor register.
- M — Vector indirect register. This identifier is also returned when the PSL is examined.
- VE — Vector data register.
2.4 SET CPU Command

The SET CPU command allows you to specify a particular processor as the primary processor or designate its eligibility to become the primary processor. You can also disable a vector processor module.

2.4.1 Syntax and Qualifiers

Table 2–4: SET CPU Command Qualifiers

<table>
<thead>
<tr>
<th>Qualifier</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>/E[ENABLED]</td>
<td>Processor is included in the system configuration and is eligible to become the boot processor. With the /ALL qualifier all processors are eligible to become the boot processor; initial default.</td>
</tr>
<tr>
<td>/NOE[ENABLED]</td>
<td>Processor is immediately excluded from the system configuration; START, BOOT, and CONTINUE commands are ignored.</td>
</tr>
<tr>
<td>/NEX[T_PRIMARY]</td>
<td>Processor will be the primary (boot) processor at the next system reset.</td>
</tr>
<tr>
<td>/P[PRIMARY]</td>
<td>Processor will be eligible to be selected as the primary (boot) processor at the next system reset. With the /ALL qualifier all processors are eligible to become the boot processor; initial default.</td>
</tr>
<tr>
<td>/NOP[PRIMARY]</td>
<td>Processor will not be eligible to be selected as the primary (boot) processor at the next system reset.</td>
</tr>
<tr>
<td>/V[ECTOR_ENABLED]</td>
<td>Vector processor attached to the specified scalar processor is included in the system configuration and can be sent vector instructions; initial default.</td>
</tr>
<tr>
<td>/NOV[ECTOR_ENABLED]</td>
<td>Vector processor attached to the specified scalar processor is excluded from the system configuration.</td>
</tr>
</tbody>
</table>

None

Processor immediately becomes the new primary processor; the next system prompt comes from the new primary processor.
The SET CPU command syntax is:

```
SET[T] CPU [/qualifier] [<XMI-node>]
```

where `<XMI-node>` is the `<REFERENCE>(XMI)` node number of the processor to be affected. If you omit `<XMI-node>`, the system uses the current processor.

If you omit all qualifiers, the SET CPU command immediately causes the specified processor to become the primary processor. The console terminal is then connected to the new primary processor, and the next console prompt is generated by the designated processor.

If you use qualifiers, the SET CPU command changes the processor parameters that take effect at the next system reset. These qualifiers modify the EEPROM (if the lower key switch is set to Update) and take effect immediately:

- `/ENABLE`
- `/NOENABLED`
- `/VECTOR_ENABLED`
- `/NOVECTOR_ENABLED`

The `/NEXT_PRIMARY` qualifier acts the same as if you had issued a SET CPU/NOPRIMARY command for all other nodes. To undo `/NEXT_PRIMARY`, you can issue the SET CPU/PRIMARY/ALL command.

The `/NOVECTOR_ENABLED` qualifier removes the vector processor from the system configuration. The scalar processor is not affected. The `/VECTOR_ENABLED` qualifier restores the vector processor to the configuration.

The effect of the SET CPU command qualifiers is shown on the BPD lines of the system self-test display (see Section 2.5).

**NOTE:** For performance reasons, the scalar processor of a scalar/vector pair should not be made the primary processor when other scalar processors are in the system.
2.4.2 Examples

Examples

1. >>> SET CPU/NOVECTOR_ENABLED 4 ! The vector processor attached ! to the scalar processor at node 4 ! is disabled.

2. >>> SET CPU/VECTOR_ENABLED 4 ! The vector processor attached ! to the scalar processor at node 4 ! is included in the system configuration.
<table>
<thead>
<tr>
<th>Qualifier</th>
<th>BPD Value at Next Reset</th>
</tr>
</thead>
<tbody>
<tr>
<td>/NEX[T_PRIMARY]</td>
<td>B for boot processor; must be chosen as the boot processor at the next system reset. All other CPUs show as D.</td>
</tr>
<tr>
<td>/NOE[NABLED]</td>
<td>D for disable; processor is not included in the configuration.</td>
</tr>
<tr>
<td>/NOP[PRIMARY]</td>
<td>D for disable; can be only a secondary processor.</td>
</tr>
<tr>
<td>/P[PRIMARY]</td>
<td>B if selected as the boot processor; E if it is a secondary processor.</td>
</tr>
<tr>
<td>/NOV[ECTOR ENABLED]</td>
<td>D for disable; vector processor is not included in the configuration.</td>
</tr>
<tr>
<td>None</td>
<td>B for boot processor.</td>
</tr>
</tbody>
</table>

1The key switch must be at Update when the SET CPU command is issued.
2.5 Sample Console Session

```
#123456789 0123456789 0123456789 01234567# ①
F E D C B A 9 8 7 6 5 4 3 2 1 0 NODE # ②
   A A . . M M M . . M V - P P P TYP
   O O . . + + . . + + + + STF
   . . . . . . . . . . E E E B BPD
   . . . . . . . . + + + + ETF
   . . . . . . . . . . E E E B BPD
   . . . . . . . . . . . . . . . XBI D -
   . . . . . . . . + + + + + + XBI E +
   . . . A4 A3 A2 . . A1 . . . . ILV
   . . . 32 32 32 . . 32 . . . . 128Mb
ROM0 = V2.00 ROM1 = V2.00 EEPROM = 2.00/2.00 SN = SG01234567
>>> SHOW CPU ③
   Current Primary: 1
   /NOENABLED-
   /NOVECTOR_ENABLED-
   /NOPRIMARY-
>>> SHOW CONFIGURATION ④
   Type Rev
   1+ KA64A (8082) 0007
   2+ KA64A (8082) 0007
   3+ KA64A (8082) 0007
   4+ FV64A (0000) 0001 ⑤
   5+ MS62A (4001) 0002
   8+ MS62A (4001) 0002
   9+ MS62A (4001) 0002
   A+ MS62A (4001) 0002
   D- DWMB/A (2001) 0002
   E+ DWMB/A (2001) 0002
   XBI D
   XBI E
   1+ DWMB/B (2107) 0007
   3+ DRB32 (0101) 0001
   4+ KDB50 (010E) 0F1C
   6+ TBK70 (410B) 0307
>>> SET CPU 3 ⑥
>>> EX/M 440 ⑦
   M 440 FFFFFFFF 00000000
```
Sections of the sample console session flagged by the numbered callouts are explained below.

1. At power-up, the system performs self-test and displays the results. Note that the number of tests displayed in the progress trace differs if a vector module is attached to a CPU in node 1. See Appendix A for a detailed explanation of self-test.

2. The TYP line in the sample self-test display indicates that a vector processor is at node 4, and the dashes show that it is attached to the scalar processor at node 3.

3. Enter a SHOW CPU command. Information is given about the current primary processor and any attached vector processor. If a vector processor were attached to the CPU at node 1, the response to the SHOW CPU command would tell if the vector processor were enabled or disabled (from the SET CPU command).

4. Enter a SHOW CONFIGURATION command to show the hardware configuration. The system response indicates device node numbers, self-test status, device types, and contents of the revision register of the devices.

5. A vector processor, FV64A, is at node 4. A null device type appears in the parentheses. The FV64A is an XMI module, but it has no device type, since it functions as a coprocessor.

6. Make the scalar processor with the attached vector processor the primary processor by issuing the SET CPU 3 command.

7. The EXAMINE/M console command provides access to vector indirect registers. The register being read is that of the primary processor.

8. The SET CPU command can be used to disable a vector processor.

9. The vector processor attached to the CPU at node 3 has been disabled.

10. Issue SET CPU/VECTOR to return the vector processor to the configuration.

11. Issue another SET CPU command to make the processor at node 1 the boot processor.
Appendix A
Self-Test

Self-test results are displayed on the console terminal and are reported by module LEDs. Example A–1 is a sample self-test display for a VAX 6000 Model 400 system without a vector processor; the example deliberately includes some failures to illustrate the type of information reported. Example A–2 shows a sample self-test for a Model 400 system with two vector processors.

Figure A–1 shows the <REFERENCE>(xrp) LEDs after self-test. If the <REFERENCE>(xrp) has an attached vector module, the red LEDs on the <REFERENCE>(xrp) are also used to find the failing test number for the vector module. The vector module has a yellow self-test LED that lights when that module passes self-test.

For a more detailed description of self-test, see your system Owner’s Manual Chapter 6.
Example A–1: Sample Self-Test Results, Scalar Processors Only

The progress trace. This line appears when slot 1 holds a <REFERENCE>(xrp) module. The <REFERENCE>(xrp) in slot 1 passed all 37 tests in self-test. (Note that the progress trace differs in a system when a vector processor is attached to the CPU in slot 1; see Example A–2).

Identifies the node number (NODE #).

Lines 3 through 7 refer to XMI node numbers; the XBI lines refer to VAXBI node numbers.

Identifies the module type (TYP).

P = processor
M = memory
A = adapter

Gives self-test failure results (STF).

+ = passed
- = failed
o = not tested as part of the initial power-up test

Shows boot processor designation (BPD).

E = eligible to be boot processor
D = ineligible to be boot processor
B = designated as boot processor

6. Gives extended CPU/memory tests failure results (ETF). Same interpretation as STF.

7. Shows the second boot processor designation, which may be different from that on the first BPD line.

8. Shows DWMBB test results, node number, and self-test results of the VAXBI nodes (XBI). The + or - at the right means that the DWMBB passed or failed when tested by the boot processor. If the DWMBB passed, a + or - corresponding to each VAXBI node indicates whether that node passed or failed its own self-test.

9. Displays the memory array membership in interleave sets (ILV). Each letter denotes a different interleave set.

10. Gives each memory array size and the total working memory size (Mb).

11. Shows the version number of the boot processor’s ROMs (ROM0 and ROM1).

12. Gives the version number and revision number of the boot processor’s EEPROM. The first number is the base revision of the EEPROM, which rarely changes. The second number is the revision of console and diagnostic patches applied to the EEPROM. This number increments with every patch operation.

13. Lists the serial number of the system (SN).
The self-test display in Example A–2 shows a system with two vector processors.

**Example A–2: Sample Self-Test Results with Vector Processors**

```
#123456789 0123456789 0123456789 0123456789 0123456789  

F E D C B A 9 8 7 6 5 4 3 2 1 0 NODE #
A A . . M M . . M V- -P M V- -P  TYP 2
O O . . + + . . + + + + + + STF
. . . . . . . . . . E E . E B BPD 3
. . . . . . . . . . + + . + + ETP 3
. . . . . . . . . . E E . E B BPD 3
. . . . . . . . . . + + + + + . XBI D +
. . . . . . . . . . + . + . + + XBI E +
. . . . 32 32 . . 32 . . 32 . . 128Mb

ROM0 = V2.00  ROM1 = V2.00  EEPROM = 2.00/2.00  SN = SG01234567

>>>```

1 The progress trace indicates that the processor in slot 1 passed all 49 tests that comprise self-test for CPUs with vector processors. This progress trace differs from that shown in Example A–1. In a system where the CPU in slot 1 has no attached vector processor, self-test for that CPU consists of 37 tests.

2 Vector processors (V) are in slots 2 and 5. The dashed lines indicate that they are attached to the scalar processors to their right.

3 The boot processor is determined and is indicated by B. The E for the other scalar processor indicates that it is eligible to be boot processor.

The E for the vector processor means that it is enabled. A vector processor can be disabled with the SET CPU n /NOVECTOR_ENABLED console command. If this command were issued, a D would be on the BPD lines to indicate that the specified vector processor has been disabled.

4 All processors pass the extended test.

5 Version 2 (or greater) of the ROMs and EEPROM are required for vector processing support.

A–4  VAX 6000 Series  Vector Processor Owner’s Manual
Figure A–1: <REFERENCE>(XRP) LEDs After Self-Test

NOTE: Interpretation of small red LEDs: ON is a zero, and OFF is a one.
This appendix lists the error messages associated with the vector module. See the VAX 6000–400 Owner’s Manual Appendix B for a listing of other error messages.

Table B–1: Vector Error Messages

<table>
<thead>
<tr>
<th>Error Message</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>?78 Vector module configuration error at node n</td>
<td>The console detected a vector module configuration error. Problem can be that the vector node number is not one greater than the scalar CPU or that the module to the left of a vector processor is not a memory module.</td>
</tr>
<tr>
<td>?79 Vector synchronization error.</td>
<td>The console could not synchronize with the vector processor on a console entry. The Busy bit in the Vector Processor Status Register remained set after a timeout, or a vector processor error occurred.</td>
</tr>
<tr>
<td>?7A No vector module associated with CPU at specified node.</td>
<td>No vector module is in the slot to the left of the specified CPU, or the VIB cable either is not attached or is bad.</td>
</tr>
<tr>
<td>?7B An error occurred while accessing the vector module.</td>
<td>Attempt to access VCR, VLR, or VMR registers failed.</td>
</tr>
<tr>
<td>?7D Vector module is disabled—check KA64A revision at XMI node n</td>
<td>The vector module is attached to a (&lt;\text{REFERENCE}&gt;xrp)&gt; module that is not at the revision level required.</td>
</tr>
</tbody>
</table>
Appendix C

Vector Module Registers

The vector module registers consist of the following:

- Internal processor registers (IPRs) (see Table C–1)
- Vector indirect registers (see Table C–2)
- Vector Length, Vector Count, and Vector Mask control registers

This appendix explains how to access the registers and then shows the registers. See your System Technical User's Guide for complete descriptions of the registers.

C.1 Console Commands to Access Registers

From the console, the EXAMINE and DEPOSIT commands are used to read and write the IPRs and the vector indirect registers. The vector data registers can also be accessed from the console. The qualifiers differ:

- /I — to read and write the IPRs
- /M — to read and write the vector indirect registers, except for the 16 vector data registers
- /VE — to read and write the vector data registers

From the console, the Vector Length, Vector Count, and Vector Mask control registers can be specified as VLR, VCR, and VMR after DEPOSIT and EXAMINE commands with no qualifiers. VLR and VCR are 7-bit registers (Figure C–1), and VMR is a 64-bit register (Figure C–2).
Figure C–1: Vector Length (VLR) and Vector Count (VCR) Registers

Figure C–2: Vector Mask Register (VMR)
### Table C–1: Internal Processor Registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Mnemonic</th>
<th>Address decimal (hex)</th>
<th>Type</th>
<th>Class</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vector Copy—P0 Base</td>
<td>P0BR</td>
<td>8 (8)</td>
<td>WO</td>
<td>1</td>
</tr>
<tr>
<td>Vector Copy—P0 Length</td>
<td>P0LR</td>
<td>9 (9)</td>
<td>WO</td>
<td>1</td>
</tr>
<tr>
<td>Vector Copy—P1 Base</td>
<td>P1BR</td>
<td>10 (A)</td>
<td>WO</td>
<td>1</td>
</tr>
<tr>
<td>Vector Copy—P1 Length</td>
<td>P1LR</td>
<td>11 (B)</td>
<td>WO</td>
<td>1</td>
</tr>
<tr>
<td>Vector Copy—System Base</td>
<td>SBR</td>
<td>12 (C)</td>
<td>WO</td>
<td>1</td>
</tr>
<tr>
<td>Vector Copy—System Length</td>
<td>SLR</td>
<td>13 (D)</td>
<td>WO</td>
<td>1</td>
</tr>
<tr>
<td>Accelerator Control and Status</td>
<td>ACCS</td>
<td>40 (28)</td>
<td>R/W</td>
<td>2</td>
</tr>
<tr>
<td>Vector Copy—Memory Management Enable</td>
<td>MAPEN</td>
<td>56 (38)</td>
<td>WO</td>
<td>1</td>
</tr>
<tr>
<td>Vector Copy—Translation Buffer Invalidate All</td>
<td>TBIA</td>
<td>57 (39)</td>
<td>WO</td>
<td>1</td>
</tr>
<tr>
<td>Vector Copy—Translation Buffer Invalidate Single</td>
<td>TBIS</td>
<td>58 (3A)</td>
<td>WO</td>
<td>1</td>
</tr>
<tr>
<td>Vector Interface Error Status</td>
<td>VINTSR</td>
<td>123 (7B)</td>
<td>R/W</td>
<td>2</td>
</tr>
<tr>
<td>Vector Processor Status</td>
<td>VPSR</td>
<td>144 (90)</td>
<td>R/W</td>
<td>3</td>
</tr>
<tr>
<td>Vector Arithmetic Exception</td>
<td>VAER</td>
<td>145 (91)</td>
<td>RO</td>
<td>3</td>
</tr>
<tr>
<td>Vector Memory Activity Check</td>
<td>VMAC</td>
<td>146 (92)</td>
<td>RO</td>
<td>3</td>
</tr>
<tr>
<td>Vector Translation Buffer Invalidate All</td>
<td>VTBIA</td>
<td>147 (93)</td>
<td>WO</td>
<td>3</td>
</tr>
<tr>
<td>Vector Indirect Register Address</td>
<td>VIADR</td>
<td>157 (9D)</td>
<td>R/W</td>
<td>3</td>
</tr>
<tr>
<td>Vector Indirect Data Low</td>
<td>VIDLO</td>
<td>158 (9E)</td>
<td>R/W</td>
<td>3</td>
</tr>
</tbody>
</table>

Key to Types:
- RO–Read only, WO–Write only, R/W–Read/write

Key to Classes:
- 1–Implemented by <REFERENCE>(XRP) CPU with a copy in the <REFERENCE>(xrv) vector module.
- 2–Implemented by <REFERENCE>(XRP) CPU module.
- 3–Implemented by <REFERENCE>(XRV) vector module.
- I–Initialized on <REFERENCE>(XRP) reset (power-up, system reset, and node reset).
<table>
<thead>
<tr>
<th>Register</th>
<th>Mnemonic</th>
<th>Address decimal (hex)</th>
<th>Type</th>
<th>Class</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vector Indirect Data High</td>
<td>VIDHI</td>
<td>159 (9F)</td>
<td>R/W</td>
<td>3</td>
</tr>
</tbody>
</table>
Table C–2: FV64A Registers—Vector Indirect Registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Mnemonic</th>
<th>Register Field Address (hex)</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vector Register 0</td>
<td>VREG0</td>
<td>000–03F</td>
<td>R/W</td>
</tr>
<tr>
<td>Vector Register 1</td>
<td>VREG1</td>
<td>040–07F</td>
<td>R/W</td>
</tr>
<tr>
<td>Vector Register 2</td>
<td>VREG2</td>
<td>080–0BF</td>
<td>R/W</td>
</tr>
<tr>
<td>Vector Register 3</td>
<td>VREG3</td>
<td>0C0–0FF</td>
<td>R/W</td>
</tr>
<tr>
<td>Vector Register 4</td>
<td>VREG4</td>
<td>100–13F</td>
<td>R/W</td>
</tr>
<tr>
<td>Vector Register 5</td>
<td>VREG5</td>
<td>140–17F</td>
<td>R/W</td>
</tr>
<tr>
<td>Vector Register 6</td>
<td>VREG6</td>
<td>180–1BF</td>
<td>R/W</td>
</tr>
<tr>
<td>Vector Register 7</td>
<td>VREG7</td>
<td>1C0–1FF</td>
<td>R/W</td>
</tr>
<tr>
<td>Vector Register 8</td>
<td>VREG8</td>
<td>200–23F</td>
<td>R/W</td>
</tr>
<tr>
<td>Vector Register 9</td>
<td>VREG9</td>
<td>240–27F</td>
<td>R/W</td>
</tr>
<tr>
<td>Vector Register 10</td>
<td>VREG10</td>
<td>280–2BF</td>
<td>R/W</td>
</tr>
<tr>
<td>Vector Register 11</td>
<td>VREG11</td>
<td>2C0–2FF</td>
<td>R/W</td>
</tr>
<tr>
<td>Vector Register 12</td>
<td>VREG12</td>
<td>300–33F</td>
<td>R/W</td>
</tr>
<tr>
<td>Vector Register 13</td>
<td>VREG13</td>
<td>340–37F</td>
<td>R/W</td>
</tr>
<tr>
<td>Vector Register 14</td>
<td>VREG14</td>
<td>380–3BF</td>
<td>R/W</td>
</tr>
<tr>
<td>Vector Register 15</td>
<td>VREG15</td>
<td>3C0–3FF</td>
<td>R/W</td>
</tr>
<tr>
<td>Arithmetic Instruction</td>
<td>ALU_OP</td>
<td>440*</td>
<td>R/BW</td>
</tr>
<tr>
<td>Scalar Operand Low</td>
<td>ALU_SCOP_LO</td>
<td>448</td>
<td>R/BW</td>
</tr>
<tr>
<td>Scalar Operand High</td>
<td>ALU_SCOP_HI</td>
<td>44C</td>
<td>R/BW</td>
</tr>
<tr>
<td>Vector Mask Low</td>
<td>ALU_MASK_LO</td>
<td>450</td>
<td>BR/BW</td>
</tr>
<tr>
<td>Vector Mask High</td>
<td>ALU_MASK_HI</td>
<td>451</td>
<td>BR/BW</td>
</tr>
<tr>
<td>Exception Summary</td>
<td>ALU_EXC</td>
<td>454</td>
<td>R/BW</td>
</tr>
<tr>
<td>Diagnostic Control</td>
<td>ALU_DIAG_CTL</td>
<td>45C</td>
<td>R/BW</td>
</tr>
<tr>
<td>Current ALU Instruction</td>
<td>VCTL_CALU</td>
<td>480</td>
<td>R/W</td>
</tr>
<tr>
<td>Deferred ALU Instruction</td>
<td>VCTL.DALU</td>
<td>481</td>
<td>R/W</td>
</tr>
</tbody>
</table>

*Addresses from 400-45F in this column specify the address of Verse chip 0; addresses for Verse chips 1, 2, and 3 are found by adding 1, 2, and 3 to the address given. A read must specify each Verse chip by its own address; a write to the address given in the table (for Verse chip 0) is broadcast to all Verse chips.
<table>
<thead>
<tr>
<th>Register</th>
<th>Mnemonic</th>
<th>Register Address (hex)</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Current ALU Operand Low</td>
<td>VCTL_COP_LO</td>
<td>482</td>
<td>R/W</td>
</tr>
<tr>
<td>Current ALU Operand High</td>
<td>VCTL_COP_HI</td>
<td>483</td>
<td>R/W</td>
</tr>
<tr>
<td>Deferred ALU Operand Low</td>
<td>VCTL_DOP_LO</td>
<td>484</td>
<td>R/W</td>
</tr>
<tr>
<td>Deferred ALU Operand High</td>
<td>VCTL_DOP_HI</td>
<td>485</td>
<td>R/W</td>
</tr>
<tr>
<td>Load/Store Instruction</td>
<td>VCTL_LDST</td>
<td>486</td>
<td>R/W</td>
</tr>
<tr>
<td>Load/Store Stride</td>
<td>VCTL_STRIDE</td>
<td>487</td>
<td>R/W</td>
</tr>
<tr>
<td>Illegal Instruction</td>
<td>VCTL_ILL</td>
<td>488</td>
<td>R/W</td>
</tr>
<tr>
<td>Vector Controller Status</td>
<td>VCTL_CSR</td>
<td>489</td>
<td>R/W</td>
</tr>
<tr>
<td>Module Revision</td>
<td>MOD_REV</td>
<td>48A</td>
<td>R</td>
</tr>
<tr>
<td>Vector Copy—P0 Base</td>
<td>LSX_P0BR</td>
<td>500</td>
<td>WO</td>
</tr>
<tr>
<td>Vector Copy—P0 Length</td>
<td>LSX_P0LR</td>
<td>501</td>
<td>WO</td>
</tr>
<tr>
<td>Vector Copy—P1 Base</td>
<td>LSX_P1BR</td>
<td>502</td>
<td>WO</td>
</tr>
<tr>
<td>Vector Copy—P1 Length</td>
<td>LSX_P1LR</td>
<td>503</td>
<td>WO</td>
</tr>
<tr>
<td>Vector Copy—System Base</td>
<td>LSX_SBR</td>
<td>504</td>
<td>WO</td>
</tr>
<tr>
<td>Vector Copy—System Length</td>
<td>LSX_SLR</td>
<td>505</td>
<td>R/W</td>
</tr>
<tr>
<td>Load/Store Exception</td>
<td>LSX_EXC</td>
<td>508</td>
<td>RO</td>
</tr>
<tr>
<td>Translation Buffer Control</td>
<td>LSX_TBCSR</td>
<td>509</td>
<td>WO</td>
</tr>
<tr>
<td>Vector Copy—Memory Management Enable</td>
<td>LSX_MAPEN</td>
<td>50A</td>
<td>WO</td>
</tr>
<tr>
<td>Vector Copy—Translation Buffer Invalidate All</td>
<td>LSX_TBIA</td>
<td>50B</td>
<td>WO</td>
</tr>
<tr>
<td>Vector Copy—Translation Buffer Invalidate Single</td>
<td>LSX_TBIS</td>
<td>50C</td>
<td>WO</td>
</tr>
<tr>
<td>Vector Mask Low</td>
<td>LSX_MASKLO</td>
<td>510</td>
<td>WO</td>
</tr>
<tr>
<td>Vector Mask High</td>
<td>LSX_MASKHI</td>
<td>511</td>
<td>WO</td>
</tr>
<tr>
<td>Load/Store Stride</td>
<td>LSX_STRIDE</td>
<td>512</td>
<td>WO</td>
</tr>
<tr>
<td>Load/Store Instruction</td>
<td>LSX_INST</td>
<td>513</td>
<td>WO</td>
</tr>
<tr>
<td>Cache Control</td>
<td>LSX_CCSR</td>
<td>520</td>
<td>R/W</td>
</tr>
</tbody>
</table>
Table C–2 (Cont.): FV64A Registers—Vector Indirect Registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Mnemonic</th>
<th>Register Field Address (hex)</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Translation Buffer Tag</td>
<td>LSX_TBTAG</td>
<td>530</td>
<td>R/W</td>
</tr>
<tr>
<td>Translation Buffer PTE</td>
<td>LSX_PTE</td>
<td>531</td>
<td>R/W</td>
</tr>
</tbody>
</table>
C.2 <REFERENCE>(XRP) IPRs Related to the Vector Module

Figure C–3: Vector Interface Error Status Register (VINTSR)
IPR123 (7B hex)

<table>
<thead>
<tr>
<th>3</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>2</th>
<th>1</th>
<th>0</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MUST BE ZERO</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

msb-p175-90

Figure C–4: Accelerator Control and Status Register (ACCS)
IPR40 (28 hex)

<table>
<thead>
<tr>
<th>3</th>
<th>3</th>
<th>1</th>
<th>0</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MUST BE ZERO</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Write Even Parity</td>
<td>F-Chip Present</td>
<td>Vector Present</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

C–8 VAX 6000 Series Vector Processor Owner’s Manual
C.3 <REFERENCE>(xrv) Internal Processor Registers

Figure C–5: Vector Processor Status Register (VPSR)
IPR144 (90 hex)

Figure C–6: Vector Arithmetic Exception Register (VAER)
IPR145 (91 hex)
Figure C–7: Vector Memory Activity Check Register (VMAC)
IPR146 (92 hex)

Figure C–8: Vector Translation Buffer Invalidate All Register (VTBIA)
IPR147 (93 hex)

Figure C–9: Vector Indirect Address Register (VIADR)
IPR157 (9D hex)
Figure C–10: Vector Indirect Data Low Register (VIDLO)
IPR158 (9E hex)

Figure C–11: Vector Indirect Data High Register (VIDHI)
IPR159 (9F hex)
C.4 <REFERENCE>(xrv) Registers — Vector
Indirect Registers

Figure C–12: Vector Register n (VREGn)
000—3FF, 16 registers

Figure C–13: Arithmetic Exception Register (ALU_OP)
440 hex

C–12 VAX 6000 Series  Vector Processor Owner’s Manual
Figure C–14: Scalar Operand Low Register (ALU_SCOP_LO)
448 hex

3 1 0
Scalar Operand Low Register
msb−p140−90

Figure C–15: Scalar Operand High Register (ALU_SCOP_HI)
44C hex

3 1 0
Scalar Operand High Register
msb−p141−90

Figure C–16: Vector Mask Low Register (ALU_MASK_LO)
450 hex

3 1 0
Vector Mask Low Register
msb−p142−90
Figure C–17: Vector Mask High Register (ALU_MASK_HI)  
451 hex

```
3
1
0
```

Vector Mask High Register

Figure C–18: Exception Summary Register (ALU_EXC)  
454 hex

```
3
1
6 5 4 3 2 1 0
```

Read as Ones

<table>
<thead>
<tr>
<th>Integer Overflow (IOV)</th>
<th>Floating Overflow (FOV)</th>
<th>Floating Reserved Operand (FRS)</th>
<th>Floating Divide by Zero (FDZ)</th>
<th>Floating Underflow (FUN)</th>
</tr>
</thead>
</table>

C–14  VAX 6000 Series  Vector Processor Owner’s Manual
Figure C–19: Diagnostic Control Register (ALU_DIAG_CTL)
45C hex

![Diagram](image1)

Illegal Favor Opcode (IFO)
C-Bus Parity Error (CPE)
AB-Bus Parity Error (ABE)
Invert Internally Generated C-Bus Parity (ICI)
Invert CD-Bus Parity High (ICH)
Invert CD-Bus Parity Low (ICL)
Invert B Operand Parity High (IBH)
Invert B Operand Parity Low (IBL)
Invert Scalar Operand Parity High (ISH)
Invert Scalar Operand Parity Low (ISL)

msb-p145-90

Figure C–20: Current ALU Instruction Register (VCTL_CALU)
480 hex

![Diagram](image2)

Opcode
Masked Operations Enable (MOE)
Modify Intent (MI)
Vector Register A (VRA)
Vector Register B (VRB)
Vector Register C (VRC)

msb-p146-90

Vector Module Registers C–15
### Figure C–21: Deferred ALU Instruction Register (VCTL_DALU)

**481 hex**

<table>
<thead>
<tr>
<th>3</th>
<th>2</th>
<th>2</th>
<th>2</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Opcode</td>
<td>0</td>
<td>Vector Length</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- Masked Operations Enable (MOE)
- Match True/False (MTF)
- Exception Enable (EXC) or Modify Intent (MI)
- Vector Register A (VRA)
- Vector Register B (VRB)
- Vector Register C (VRC)

#### msb-p146-90

### Figure C–22: Current ALU Operand Low Register (VCTL_COP_LO)

**482 hex**

<table>
<thead>
<tr>
<th>3</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Scalar Operand Low</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### msb-p147-90

### Figure C–23: Current ALU Operand High Register (VCTL_COP_HI)

**483 hex**

<table>
<thead>
<tr>
<th>3</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Scalar Operand High</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### msb-p148-90

C–16  VAX 6000 Series  Vector Processor Owner’s Manual
Figure C–24: Deferred ALU Operand Low Register (VCTL_DOP_LO)
484 hex

```
+---+---+---+---+
| 3 | 1 |   | 0 |
|    |   | Scalar Operand Low |
+---+---+---+---+
```

msb-p147-90

Figure C–25: Deferred ALU Operand High Register (VCTL_DOP_HI)
485 hex

```
+---+---+---+---+
| 3 | 1 |   | 0 |
|    |   | Scalar Operand High |
+---+---+---+---+
```

msb-p148-90

Vector Module Registers C–17
Figure C–26: Load/Store Instruction Register (VCTL_LDST) 486 hex

Figure C–27: Load/Store Stride Register (VCTL_STRIDE) 487 hex
Figure C–28: Illegal Instruction (VCTL_ILL)

488 hex

<table>
<thead>
<tr>
<th>3</th>
<th>2 2 2</th>
<th>1 1 1 1 1</th>
<th>8 7</th>
<th>4 3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Opcode</td>
<td>Vector Length</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Masked Operations Enable (MOE)
Match True/False (MTF)
Exception Enable (EXC) or
Modify Intent (MI)

Vector Register A (VRA)
Vector Register B (VRB)
Vector Register C (VRC)
Figure C–29: Vector Controller Status (VCTL_CSR)
489 hex

| 3 | 3 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

0 0 0 1 1 MBZ 1 0

Load/Store Chip Soft Error (LSS)
Load/Store Chip Hard Error (LSH)
Soft Internal Bus Parity Error (CDS)
Hard Internal Bus Parity Error (CDH)
VIB-Bus Soft Error (VIS)
VIB-Bus Hard Error (VIH)
Illegal Sequence Error (ISE)
Machine Check Code (MCC)
Soft-Test Failed (STF)
Extended Test Failed (ETF)
Verse Hard Error (VHE)

Soft Error Enable (SEE)
Hard Error Enable (HEE)
Force Bad RFA Low Parity (FRL)
Force Bad RFA High Parity (FRH)
Force Bad CD-Bus Low Data Parity (FDL)
Force Bad CD-Bus High Data Parity (FDH)
Current Mode During Error (CUR MOD ERR)

msb-p151r-90
### Figure C–30: Module Revision (MOD_REV)
48A hex

<table>
<thead>
<tr>
<th>3</th>
<th>1</th>
<th>11</th>
<th>21</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Must Be Zero</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>

VECTL Chip Revision (VECTL REV)  
Module Revision (MOD REV)

msb-p174-90

### Figure C–31: P0 Base Register (LSX_P0BR)
500 hex

<table>
<thead>
<tr>
<th>3</th>
<th>3</th>
<th>2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>9</td>
</tr>
<tr>
<td>9</td>
<td>8</td>
<td>0</td>
</tr>
</tbody>
</table>

| 0 | Vector Copy -- P0 Base Register | MUST BE ZERO |

msb-p129-90

### Figure C–32: P0 Length Register (LSX_P0LR)
501 hex

<table>
<thead>
<tr>
<th>3</th>
<th>2</th>
<th>2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

| MUST BE ZERO | Vector Copy -- P0 Length Register |

msb-p130-90

Vector Module Registers  C–21
Figure C–33: P1 Base Register (LSX_P1BR)
502 hex

<table>
<thead>
<tr>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>9</td>
<td>8</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

0 | Vector Copy -- P1 Base Register | MUST BE ZERO |

msb-p131-90

Figure C–34: P1 Length Register (LSX_P1LR)
503 hex

<table>
<thead>
<tr>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

MUST BE ZERO | Vector Copy -- P1 Length Register |

msb-p132-90

Figure C–35: System Base Register (LSX_SBR)
504 hex

<table>
<thead>
<tr>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>9</td>
<td>8</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

0 | Vector Copy -- System Base Address | MUST BE ZERO |

msb-p133-90
Figure C–36: System Length Register (LSX_SLR)
505 hex

Figure C–37: Load/Store Exception Register (LSX_EXC)
508 hex

Figure C–38: Translation Buffer Control Register (LSX_TBCSR)
509 hex

Vector Module Registers  C–23
Figure C–39: Memory Management Enable (LSX_MAPEN) 50A hex

<table>
<thead>
<tr>
<th>3</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory Management Enable Register (A Pseudo Register)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

msb-p135-90

Figure C–40: Translation Buffer Invalidate All Register (LSX_TBIA) 50B hex

<table>
<thead>
<tr>
<th>3</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Translation Buffer Invalidate All</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

msb-p136-90

Figure C–41: Translation Buffer Invalidate Single Register (LSX_TBIS) 5C hex

<table>
<thead>
<tr>
<th>3</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Translation Buffer Invalidate Single</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

msb-p137-90
Figure C–42: Vector Mask Low Register (LSX_MASKLO)  
510 hex

```
 3 1 0
Vector Mask Low Register
```

msb-p304-90

Figure C–43: Vector Mask High Register (LSX_MASKHI)  
511 hex

```
 3 1 0
Vector Mask High Register
```

msb-p305-90

Figure C–44: Load/Store Stride Register (LSX_STRIDE)  
512 hex

```
 3 1 0
Load/Store Stride Register
```

msb-p306-90

Vector Module Registers  C–25
Figure C–45: Load/Store Instruction Register (LSX_INST)

513 hex

Base Address

MUST BE ZERO

Valid Bit (V)
Current CPU Mode (CUR MOD)
Mask Operate Enable (MOE)
Match True/False (MTF)
Offset Control (OFF)
Address Generation Mode (AGM)
Load or Store (LS)
Data Length (LQ)
Vector Length (VL)

msb-p307-90
Figure C–46: Cache Control Register (LSX_CCSR)
520 hex

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Memory Activity (ACT)</td>
</tr>
<tr>
<td>1</td>
<td>Load/Store Chip Revision (LSXREV)</td>
</tr>
<tr>
<td>2</td>
<td>Node ID (LSXREV)</td>
</tr>
<tr>
<td>3</td>
<td>Cache Parity Error (CPE)</td>
</tr>
<tr>
<td>4</td>
<td>XMI Interface Soft Error (XSE)</td>
</tr>
<tr>
<td>5</td>
<td>XMI Interface Hard Error (XHE)</td>
</tr>
<tr>
<td>6</td>
<td>Cache Error Enable (CEE)</td>
</tr>
<tr>
<td>7</td>
<td>Soft Error Enable (SEE)</td>
</tr>
<tr>
<td>8</td>
<td>Cache Enable (ENA)</td>
</tr>
<tr>
<td>9</td>
<td>Force Hit (FHT)</td>
</tr>
<tr>
<td>10</td>
<td>Flush Cache (FLU)</td>
</tr>
<tr>
<td>11</td>
<td>Force Bad Low RFA Parity (FRL)</td>
</tr>
<tr>
<td>12</td>
<td>Force Bad Low Data Parity (FDL)</td>
</tr>
<tr>
<td>13</td>
<td>Force Bad High Data Parity (FDH)</td>
</tr>
<tr>
<td>14</td>
<td>Primary Tag Valid Sense (PVS)</td>
</tr>
<tr>
<td>15</td>
<td>Primary Tag Parity Sense (PPS)</td>
</tr>
<tr>
<td>16</td>
<td>Disable XMI Transactions (DXT)</td>
</tr>
<tr>
<td>17</td>
<td>Duplicate Tag Valid Sense (DVS)</td>
</tr>
<tr>
<td>18</td>
<td>Invert Duplicate Tag Parity Sense (DPS)</td>
</tr>
<tr>
<td>19</td>
<td>Duplicate Tag Check (DTC)</td>
</tr>
</tbody>
</table>

Figure C–47: Translation Buffer Tag Register (LSX_TBTAG)
530 hex

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Address Tag Data</td>
</tr>
<tr>
<td>1</td>
<td>MBZ</td>
</tr>
</tbody>
</table>

Vector Module Registers  C–27
Figure C–48: Translation Buffer PTE Register (LSX_PTE)
531 hex

<table>
<thead>
<tr>
<th>6 6</th>
<th>5 5 5</th>
<th>5 5 3</th>
<th>2</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>3</td>
</tr>
</tbody>
</table>

Page Frame Number (PFN)

- Software Bits (SOFT)
- Modify Bit (M)
- Protection Field (PROT)
- Valid Bit (V)

<table>
<thead>
<tr>
<th>3 3</th>
<th>2 2 2</th>
<th>2 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0</td>
<td>7 6 5</td>
<td>1 0</td>
</tr>
</tbody>
</table>

Page Frame Number (PFN)

- Software Bits (SOFT)
- Modify Bit (M)
- Protection Field (PROT)
- Valid Bit (V)

msb-p310-90
Index

A
Accelerator Control and Status Register, C–8
Access to registers, C–1
ACCS register, C–8
ALU_DIAG_CTL register, C–15
ALU_EXC register, C–14
ALU_MASK_HI register, C–14
ALU_MASK_LO register, C–13
ALU_OP register, C–12
ALU_SCOP_HI register, C–13
ALU_SCOP_LO register, C–13
Architecture, 1–2
Arithmetic Exception Register, C–12

B
Deferred ALU Instruction Register, C–16
Deferred ALU Operand High Register, C–17
Deferred ALU Operand Low Register, C–17
DEPOSIT command, 2–6 to 2–9
Diagnostic Control Register, C–15

C
Cache Control Register, C–27
Console, 2–1 to A–1
sample session, 2–18 to A–1
Console commands
DEPOSIT, 2–6 to 2–9
EXAMINE, 2–10 to 2–13
SET CPU, 2–14 to 2–17
Console commands and qualifiers,
2–3 to 2–5
Current ALU Instruction Register, C–15
Current ALU Operand High Register, C–16
Current ALU Operand Low Register, C–16

D
Deferred ALU Instruction Register, C–16
Deferred ALU Operand High Register, C–17
Deferred ALU Operand Low Register, C–17
DEPOSIT command, 2–6 to 2–9
Diagnostic Control Register, C–15

E
EXAMINE command, 2–10 to 2–13
Exception Summary Register, C–14

I
Illegal Instruction Register, C–19
Internal processor registers, C–3 to C–11

L
Load/Store Exception Register, C–23
Load/Store Instruction Register, C–18, C–26
Load/Store Stride Register, C–18, C–25
LSX_CCSR register, C–27
LSX_EXC register, C–23
LSX_INST register, C–26
LSX_MAPEN register, C–24
LSX_MASK_HI register, C–25
LSX_MASK_LO register, C–25
LSX_P0BR register, C–21
LSX_P0LR register, C–21
LSX_P1BR register, C–22
LSX_P1LR register, C–22
LSX_PTE register, C–28
LSX_SBR register, C–22
LSX_SLR register, C–23
LSX_STRIDE register, C–25
LSX_TBCSR register, C–23
LSX_TBIA register, C–24
LSX_TBIS register, C–24
LSX_TBTAG register, C–27

M
Memory Management Enable Register, C–24
Module Revision Register, C–21
MOD_REV register, C–21
/M qualifier, C–1

P
P0 Base Register, C–21
P0 Length Register, C–21
P1 Base Register, C–22
P1 Length Register, C–22
Processor
LED interpretation, A–5

R
<REFERENCE>(XRP) LEDs after self-test, A–5
<REFERENCE>(XRP) vector registers, C–8
Registers
internal processor, C–3 to C–11

S
Scalar Operand High Register, C–13
Scalar Operand Low Register, C–13
Self-test results, A–2 to A–4
SET CPU command, 2–14 to 2–17
System
architecture, 1–2
System Base Register, C–22
System Length Register, C–23

T
Translation Buffer Control Register, C–23
Translation Buffer Invalidate All Register, C–24
Translation Buffer Invalidate Single Register, C–24
Translation Buffer PTE Register, C–28
Translation Buffer Tag Register, C–27

V
VAER register, C–9
VCR, C–1
VCTL_CALU register, C–15
VCTL_COP_HI register, C–16
VCTL_COP_LO register, C–16
VCTL_CSR register, C–20
VCTL.DALU register, C–16
VCTL_DOP_HI register, C–17
VCTL_DOP_LO register, C–17
VCTL_ILL register, C–19
VCTL_LDST register, C–18
VCTL_STRIDE register, C–18
Vector Arithmetic Exception Register, C–9
Vector Controller Status Register, C–20
Vector Count Register, C–1
Vector Indirect Address Register, C–10
Vector Indirect Data High Register, C–11
Vector Indirect Data Low Register, C–11
Vector indirect registers, C–12 to C–28
Vector Interface Error Status Register, C–8
Vector Length Register, C–1
Vector Mask High Register, C–14, C–25
Vector Mask Low Register, C–13, C–25
Vector Mask Register, C–1
Vector Memory Activity Register, C–10

Index–2
<table>
<thead>
<tr>
<th>Register Name</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vector Processor Status Register, C-9</td>
<td></td>
</tr>
<tr>
<td>Vector Register n, C-12</td>
<td></td>
</tr>
<tr>
<td>Vector Translation Buffer Invalidate All Register, C-10</td>
<td></td>
</tr>
<tr>
<td>/VE qualifier, C-1</td>
<td></td>
</tr>
<tr>
<td>VIADR register, C-10</td>
<td></td>
</tr>
<tr>
<td>VIDHI register, C-11</td>
<td></td>
</tr>
<tr>
<td>VIDLO register, C-11</td>
<td></td>
</tr>
<tr>
<td>VINTSR register, C-8</td>
<td></td>
</tr>
<tr>
<td>VLR, C-1</td>
<td></td>
</tr>
<tr>
<td>VMAC register, C-10</td>
<td></td>
</tr>
<tr>
<td>VMR, C-1</td>
<td></td>
</tr>
<tr>
<td>VPSR register, C-9</td>
<td></td>
</tr>
<tr>
<td>VREGn register, C-12</td>
<td></td>
</tr>
<tr>
<td>VTBIA register, C-10</td>
<td></td>
</tr>
</tbody>
</table>