6.11 System Interface Flow Control
Processor Write and Eliminate Request Flow Control
The processor can only issue a processor write or eliminate request if:
- the System interface is in master state
- SysWrRdy* was asserted two SysClk cycles previously
Copyright 1996, 1997, MIPS Technologies, Inc. -- 09 DEC 96
Generated with CERN WebMaker