6.12 System Interface Block Data Ordering
Processor Block Write Requests
During the address cycle of processor block write requests, the processor specifies a cache block-aligned address. During the subsequent data cycles for typical processor block write requests, the processor supplies the data in sequence, beginning with the secondary cache block-aligned address.
Copyright 1996, 1997, MIPS Technologies, Inc. -- 09 DEC 96
Generated with CERN WebMaker