6. System Interface Operations
6.14 Interrupts
The processor supports five hardware, two software, one timer, and one nonmaskable interrupt. The Interrupt exception is described in Chapter 17, the section titled "Interrupt Exception."
Copyright 1996, 1997, MIPS Technologies, Inc. -- 09 DEC 96
Generated with CERN WebMaker