6.14 Interrupts
The two software interrupts are accessible as bits 9:8 of the Cause register, as shown in Figure 6-5. An MTC0 instruction is used to write these bits.
Copyright 1996, 1997, MIPS Technologies, Inc. -- 09 DEC 96
Generated with CERN WebMaker