10. CACHE Instructions

10.1 Notes on CACHE Instruction Operations

This section describes the operations of the CACHE instructions in the R10000 processor.

NOTE: The operation of any operation/cache combination not listed below is undefined, and the operation of this instruction on uncached addresses is also undefined.

Copyright 1996, 1997, MIPS Technologies, Inc. -- 09 DEC 96

Generated with CERN WebMaker