10.1 Notes on CACHE Instruction Operations
Instructions Not Supported
The processor does not support the following CACHE instructions:
- Create DirtyExclusive
- Hit WriteBack
- Fill (I)
- Hit Set Virtual variations
Copyright 1996, 1997, MIPS Technologies, Inc. -- 09 DEC 96
Generated with CERN WebMaker