14. Coprocessor 0

14.31 MFC0 Instruction




Format: MFC0 rt, rd

Description:

The contents of coprocessor register rd of the CP0 are loaded into general register rt.

Operation:

Exceptions:

Coprocessor unusable exception




Copyright 1996, 1997, MIPS Technologies, Inc. -- 09 DEC 96


Generated with CERN WebMaker