14. Coprocessor 0

14.33 MTC0 Instruction




Format: MTC0 rt, rd

Description:

The contents of general register rt are loaded into coprocessor register rd of CP0.

Operation:

Exceptions:

Coprocessor unusable exception




Copyright 1996, 1997, MIPS Technologies, Inc. -- 09 DEC 96


Generated with CERN WebMaker