16.3 Virtual Address Translation
The Cache Algorithm fields of the TLB, EntryLo0, EntryLo1, and Config registers indicate how data is cached. Cache algorithms are described in Chapter 4, Cache Algorithms.
Copyright 1996, 1997, MIPS Technologies, Inc. -- 09 DEC 96
Generated with CERN WebMaker