18. Cache Test Mode

A.15 ANDES Architecture

The R10000 processor uses the MIPS ANDES architecture, or Architecture with Non-sequential Dynamic Execution Scheduling.

Copyright 1996, 1997, MIPS Technologies, Inc. -- 09 DEC 96

Generated with CERN WebMaker