OVERVIEW

Prepared by Educational Services of Digital Equipment Corporation
## CONTENTS

**INTRODUCTION** ................................................. 1-3
**OBJECTIVES** .................................................. 1-3
**RESOURCES** .................................................... 1-4
**TOPICS** .......................................................... 1-5
**VMS REVIEW** ................................................... 1-7
**THE DEVICE DRIVER** ........................................... 1-13
  Driver Tables .................................................. 1-13
  Driver Routines ............................................... 1-13
  Driver Functions .............................................. 1-15
  Driver Tables .................................................. 1-15
  Driver Organization .......................................... 1-16
  Loadable VAX Device Drivers ................................ 1-18
**VAX I/O ARCHITECTURE** ...................................... 1-19
**DATA TRANSFER METHODS** .................................... 1-20
  Programmed I/O ................................................ 1-20
  Direct Memory Access (DMA) .................................. 1-20
**PDP-11 UNIBUS ADDRESS SPACE AND REGISTER CONCEPTS** .... 1-21
**TYPES OF I/O** .................................................. 1-22
  Direct I/O ...................................................... 1-22
  Buffered I/O ................................................... 1-22
**$ASSIGN SYSTEM SERVICE** .................................... 1-23
**$QIO SYSTEM SERVICE** ......................................... 1-24
**DRIVER FORK PROCESSES** ..................................... 1-25
  Fork Process ................................................... 1-26
  Driver .......................................................... 1-28
  Driver Fork Process .......................................... 1-28
  Interrupts ...................................................... 1-29
  Synchronization .............................................. 1-30
  Forking .......................................................... 1-32
  Fork Dispatching .............................................. 1-33
  Fork Queues and Wait Queues ................................ 1-34
**DRIVER RESOURCE CONTENTION** ............................... 1-35
  Mapping Registers ............................................. 1-35
  Data Paths ...................................................... 1-36
  Controller Data Channel ..................................... 1-36
  I/O Sequence ................................................... 1-38

## FIGURES

1-1  System Components ......................................... 1-7
1-2  Access Modes ............................................... 1-8
1-3  Communication ............................................... 1-9
1-4 Input/Output Flow Using RMS .................................. 1-10
1-5 Input/Output Flow (Full) ........................................ 1-11
1-6 I/O Flow Chart ................................................... 1-12
1-7 Structure of a Device Driver ................................... 1-13
1-8 User Program, Driver, and Device Relationships ........... 1-14
1-9 General Organization of Device Driver
   Tables and Routines ............................................. 1-16
1-10 Operating System Decisions ................................... 1-17
1-11 Using the SYSGEN Utility to Load Drivers
   into Nonpaged Pool (Memory) ................................... 1-18
1-12 The Backplane Interconnect Connects All Major
   System Components ............................................. 1-19
1-13 Programmed I/O Device ......................................... 1-20
1-14 Direct Memory Access Device .................................. 1-20
1-15 UNIBUS Address Space ......................................... 1-21
1-16 Direct I/O ..................................................... 1-22
1-17 Buffered I/O ................................................... 1-22
1-18 Formation of a Channel Using the $ASSIGN
   System Service .................................................. 1-23
1-19 I/O Requests Queued to a Driver .............................. 1-24
1-20 Fork Process Context .......................................... 1-26
1-21 Fork Processes Execute in System Address Space .......... 1-27
1-22 Driver and Driver Context .................................... 1-28
1-23 Pushing PC and PSL onto the Interrupt Stack .............. 1-29
1-24 Interrupt Service Routines ................................... 1-29
1-25 Interrupt Priority Levels .................................... 1-31
1-26 Driver Fork Context ........................................... 1-32
1-27 Fork Queue Listheads ......................................... 1-33
1-28 General Logic Flow in Fork Dispatcher ...................... 1-33
1-29 I/O Sequence Overview ....................................... 1-37

TABLES

1-2 I/O Used for Programmed I/O and DMA
   Data Transfers ................................................. 1-36
INTRODUCTION

A device driver is a set of routines and tables that the operating system uses to process an I/O request for a particular device type. This module begins by reviewing some key VMS operating system concepts. The module then introduces the primary components of a device driver, and describes some of the basic concepts associated with device drivers. Key terms are highlighted, and definitions for important concepts are provided.

The topics mentioned in this module are expanded upon in later sections of the course. The major intent of this module is to present the general concepts around which this course is built.

OBJECTIVES

Upon completion of this module, you will be able to:

1. Define what is meant by the following terms:
   - device driver
   - direct memory access
   - programmed I/O
   - driver fork process
   - fork dispatcher
   - mapping register
   - data path
   - interrupt priority level

2. Distinguish the following closely related topics:
   - buffered/direct/programmed I/O
   - buffered/direct data path
   - device dependent/independent parameters
   - driver/driver fork process
   - wait/fork queue

3. Diagram the basic organization of a device driver.

4. List the primary functions of a device driver.
RESOURCES

1. Guide to Writing a Device Driver for VAX/VMS
2. VAX-11 Software Handbook
OVERVIEW

TOPICS

I. VMS REVIEW
   • Processes, System Routines
   • IPL, Access Mode
   • Linked Exec vs I/O Components

II. DEVICE DRIVERS
    • Functions
    • Components
    • Organization

III. I/O BASICS
     • Architecture
     • Data transfer methods
     • Types of I/O
     • $QIO

IV. FLOW AND MECHANISM
    • I/O sequence
    • Fork Processes, Queues and Dispatching
    • Driver Resources
OVERVIEW

VMS REVIEW

Figure 1-1 System Components

Processes

P0, P1, S0 Space
Process Context

System Routines

S0 Space
System Context

1-7
Access Modes

User, Supervisor, Executive, Kernel

IPL

Interrupt Priority Level
Figure 1-3 Communication

- VMS
  - Linked Executive (SYS.EXE)
  - System Processes (i.e., OPCOM, ERRFMT)

- Communication
  - Mailboxes
  - Global Sections
Figure 1-4 Input/Output Flow Using RMS

I/O

- Initiated by User Process
- Preprocessed by
  - RMS
  - SQIO
  - FDT (Driver related routines)
- ACP
  - Disk Structure (FILES-11 ODS-1)
  - Tape Structure
- XQP
  - Disk Structure (FILES-11 ODS-2)
Figure 1-5 Input/Output Flow (Full)
Figure 1-6  I/O Flow Chart
THE DEVICE DRIVER

A device driver is a set of tables and routines that control I/O operations on a peripheral device (see Figures 1-7 and 1-8).

Driver Tables

- Define the peripheral device for the rest of the operating system.
- Define the driver for the operating system procedure that maps and loads the driver routines and data structures into system virtual memory (SYSGEN).

Driver Routines

- Initiate device input or output.
- Respond to hardware interrupts generated by the device.
- Report device errors.
- Return data and status from the device to user software.
- Initialize the device (and/or its controller) at system startup time and after a power failure.

Figure 1-7 Structure of a Device Driver
Figure 1-8 User Program, Driver, and Device Relationships
Driver Functions

- Initialize device*
  Controller
  Unit
- Validate user I/O requests
- Start I/O on device
- Handle expected device interrupts
- Handle unexpected device interrupts
- Respond to device errors
- Handle device timeouts
- Log device errors*
- Cancel I/O operations on device*
- Complete I/O requests

* Drivers need not perform these functions.

Driver Tables

Every driver contains the following three tables (see Figure 1-9):

- **Driver Prologue Table (DPT)** - Describes the driver (name, size, etc.) and device type to SYSGEN, the operating system driver loading procedure.

- **Driver Dispatch Table (DDT)** - Lists the entry point addresses of the various driver routines.

- **Function Decision Table (FDT)** - Lists all valid $QIO function codes for the device. Also lists the entry point addresses for I/O preprocessing routines for each $QIO function code (referred to as FDT routines).
Driver Organization

Figure 1-9 illustrates the general organization of a device driver. By consulting the tables in the driver, and by examining various system-wide data structures referred to as the I/O database, the operating system determines which entry point(s) of the driver to reference to satisfy user $QIO$ requests (see Figure 1-10). Drivers do not decide when to act or what function to perform. Rather, the operating system is responsible for the decisions.

Figure 1-9  General Organization of Device Driver Tables and Routines
Figure 1-10  The Operating System Decides Which Driver Routines to Call to Satisfy a User QIO Request
OVERVIEW

Loadable VAX Device Drivers

- Some drivers are linked with the executive.
  - Part of the bootstrapped image

- Other drivers are loaded while the system is running.
  - AUTOCONFIGURE (part of system initialization) loads DEC-supported device drivers.
  - A user can manually load other drivers (often done as part of the site-specific startup command file).
  - SYSGEN utility is used to load drivers. (see Figure 1-11.)
  - Once loaded, drivers cannot be "unloaded." There is, however, a "reload" directive to SYSGEN.

Figure 1-11 Using the SYSGEN Utility to Load Drivers into Nonpaged Pool (Memory)
OVERVIEW

VAX I/O ARCHITECTURE

- All major system components are connected by a bus called the Backplane Interconnect (see Figure 1-12).
- **UNIBUS** - a medium-speed bus for terminals, smaller disks, and user peripherals.
- **MASSBUS** - a high-speed bus for large disks and magtapes.

Figure 1-12 The Backplane Interconnect Connects All Major System Components

See page 298-299 in VAX Hardware Book 1982-83
DATA TRANSFER METHODS

- A hardware distinction

Programmed I/O (see Figure 1-13)

- CPU must get/put each byte or word.
- Device generates an interrupt after each byte or word.

![Diagram](TK-4869)

Figure 1-13 Programmed I/O Device

Direct Memory Access (DMA) (see Figure 1-14)

- CPU tells the device how many bytes or words to transfer.
- CPU tells the device where the user's buffer is in memory and sets GO bit.
- Device transfers a chunk of data (not necessarily 512 bytes).
- Device communicates directly with memory.
- Device generates interrupt at the end of the block.

![Diagram](TK-4865)

Figure 1-14 Direct Memory Access Device
OVERVIEW

PDP-11 UNIBUS ADDRESS SPACE AND REGISTER CONCEPTS

Figure 1-15 UNIBUS Address Space

- Address space split into two parts.
- Device Registers have physical addresses.
- Control of device and information is passed through device registers.
OVERVIEW

TYPES OF I/O

- A software distinction

Direct I/O (see Figure 1-16)

- Data is transferred directly between user buffer and device.
- Buffer is not normally accessible to driver's start I/O and interrupt routines.
- Buffer pages are locked (not swappable or pageable) until the I/O completes.
- Useful mainly for DMA devices.

![Diagram of Direct I/O](https://via.placeholder.com/150)

Figure 1-16 Direct I/O

Buffered I/O (see Figure 1-17)

- Data is transferred through an intermediate buffer in the system address space (S0).
- User process is completely swappable and pageable.
- Useful for both DMA and programmed devices.

![Diagram of Buffered I/O](https://via.placeholder.com/150)

Figure 1-17 Buffered I/O
$ASSIGN SYSTEM SERVICE

- Establishes a software link (channel) between a user process and a device (see Figure 1-18).
- $ASSIGN devnam, chan, ---
  - User specifies device name.
  - System returns a channel number.

Figure 1-18 Formation of a Channel Using the $ASSIGN System Service
OVERVIEW

$QIO SYSTEM SERVICE

- Queues I/O requests to driver (see Figure 1-19).
- $QIO ... , chan, func, iosb, ..., P1, P2, ..., P6

- Device/function independent
- Device/function dependent

- Checked and handled by the system
- Checked and handled by the driver FDT routines

---

All user requests for device activity are made through the $QIO system service (either explicitly, or implicitly via RMS calls). The format of the $QIO system service is as follows:

$QIO[W] [efn], chan, func, [iosb], [astadr], [astprm], [P1], [P2], [P3], [P4], [P5], [P6]

TK.4856

Figure 1-19 I/O Requests Queued to a Driver
OVERVIEW

The first six parameters are device-independent parameters, since they have the same meaning for all devices. The P1-P6 parameters are device-dependent parameters, since they are interpreted differently for various devices.

The writer of a device driver decides which (if any) of the P1-P6 parameters are to be used (for specific function codes), and what information is to be placed into P1-P6. P1 is typically considered an address, while P2-P6 are interpreted as values. (The writer of a device driver also decides which function codes are valid for the device, and what those function codes cause the device to do.)

It is the responsibility of the FDT routines to interpret and record the device-dependent parameters (P1-P6) for later processing by the driver routines.

DRIVER FORK PROCESSES

I/O operations are handled by driver fork processes. A driver fork process is created dynamically, and has minimal context (See Figure 1-20). The context of a driver fork process consists of:

- registers R3 and R4.
- a data structure called a Unit Control Block, which describes the device for which the $QIO$ is issued (pointed to by R5).
- the Program Counter (PC) for the next instruction to execute in the driver.
- system virtual address space.

Like user processes, driver fork processes can be suspended and interrupted. Driver fork processes are placed in a wait queue when they request an unavailable resource. When a driver fork process is placed into a wait queue, its context is "folded" into the Unit Control Block (i.e., registers R3 and R4 are copied into fixed fields of the Unit Control Block, along with the PC of the instruction to execute when the resource becomes available). Once the resource becomes available, the driver fork process context is restored, and execution continues (R3 and R4 are retrieved from the Unit Control Block, as is the PC for the next instruction, and the address of the Unit Control Block is placed in R5).
Fork Process

- A "process" which runs in S0 space.
- Must remain in S0 since it does not know which user process is current (see Figure 1-21).
- Runs at IPL 6, 8, 9, 10, or 11 until:
  - Must wait for a resource.
  - Voluntarily relinquishes control (enters wait state).
- One fork process for each busy unit.
- Exists only as long as I/O request is being serviced.
- Created when I/O request is queued to device that is not busy.
Figure 1-21 Fork Processes Execute in System Address Space
OVERVIEW

Driver
- Is part of the executive.
- Contains reentrant code and data structures.
- Handles all I/O requests for a device type.
- Has one driver per device type.
- Stays in system once loaded.

Driver Fork Process
- Is an execution agent with minimal context that is created dynamically.
- Executes driver code on behalf of a device unit.
- One driver fork process per device unit that is busy.
- Is created when an I/O request is queued for a nonbusy device unit.
- Disappears after the I/O operation is complete.

NOTE: A driver and driver fork process are separate entities. The terms are NOT synonymous.

![Diagram of Driver and Driver Context]

Figure 1-22 Driver and Driver Context
INTERRUPTS

- Interrupts cause the current PC, PSL, and other information to be pushed on the interrupt stack (see Figure 1-14).

Figure 1-23 Pushing PC and PSL onto the Interrupt Stack

- Microcode vectors through System Control Block (SCB) to the appropriate interrupt service routine (see Figure 1-24).
  - SCB has entries for all possible exceptions and interrupts.

Figure 1-24 All Interrupt Service Routines Are Found in Fixed Locations in the SCB

- Interrupts occur at 31 interrupt priority levels (IPLs).
  - CPU can set IPL to mask interrupts.
  - CPU running at IPL i masks interrupts at and below i.
  - Interrupt at IPL i raises CPU to IPL i.
OVERVIEW

Synchronization

To synchronize the execution of drivers within the system, and to synchronize access to shared system resources, VMS employs a scheme involving IPLs.

- IPL is a hardware-maintained quantity.
- There are 32 levels of IPL.
- Higher-numbered (16-31) IPLs are reserved for hardware interrupts.
- Lower-numbered (1-15) IPLs are reserved for software interrupts.
- A high IPL takes precedence over a lower IPL.
- IPL 0 is for normal process execution, and is not considered an interrupt level.
- User processes have a software priority (also a number between 0 and 31 associated with them); this software priority has no relation to IPL.
- Driver fork processes execute at IPL 6 and IPLs 8-11 (referred to as fork IPLs).
- Devices interrupt at IPLs 20-23 (referred to as device IPLs).
POWER FAIL

HARDWARE IPLS

DEVICE IPLS

RESERVED

SOFTWARE IPLS

FORK LEVEL
FORK LEVEL
FORK LEVEL
FORK LEVEL
TIMER
FORK LEVEL
XDELTA
I/O POSTING
SCHEDULER
AST DELIVERY
RESERVED
PROCESS EXECUTION

* POWERFAIL INTERRUPTS OCCUR AT IPL 30, YET IPL 31 IS CALLED POWERFAIL, AND IS USED TO BLOCK OUT ALL INTERRUPTS.

Figure 1-25  Interrupt Priority Levels
OVERVIEW

Forking

Drivers try to run at the lowest possible IPL at all times; therefore, they occasionally ask to have their IPL lowered (called forking; see Figure 1-26). When a driver forks, the contents of R3 and R4 are placed in the Unit Control Block (UCB), along with the PC of the next instruction. The UCB is placed on a fork queue for the appropriate IPL level. A software interrupt is requested for the IPL level. When the IPL level drops below that of the requested software interrupt, a fork dispatching routine is activated. (The fork dispatcher is an interrupt service routine which responds to a software interrupt at fork IPL levels 6, and 8 through 11.) The fork dispatching routine restores the driver fork process context, and allows the driver fork process to continue execution (at a lowered IPL).

Fork queues and wait queues are similar in that the context of the driver fork process is stored in the UCB. However, the two queues differ in that driver fork processes are placed into wait queues because they need an unavailable resource (when they resume execution, they remain at the same IPL), while driver fork processes are placed into fork queues (to lower IPL), and no resource allocation is involved. Being placed in a fork queue is a voluntary action, whereas being placed in a wait queue is an involuntary action.

Figure 1-26 Driver Fork Context
OVERVIEW

Fork Dispatching

- Fork process wants to lower IPL.
- Context is stored in UCB.
- UCB is queued to listhead for new IPL (IPL 9 in Figure 1-27).

```
LISTHEADS
  { IPL 11
    IPL 10
    IPL 9
    IPL 8
    IPL 6
  } UCB
  R3
  R4
  PC

Figure 1-27 Fork Queue Listheads
```

- Software interrupt requested at new IPL.
- Serializes all fork processes running at same IPL.
- Fork dispatcher gains control (as interrupt service routine for some IPL, e.g., IPL 9 in Figure 1-28).

```
IPL 9 ISR

DEQUEUE NEXT FORK BLOCK

WHEN FORK PROCESS TERMINATES (RSBS)

REI

NO

ANY

YES

RESTORE R3, R4

JSB TO SAVED PC

Figure 1-28 General Logic Flow in Fork Dispatcher
```
OVERVIEW

Fork Queues and Wait Queues

Fork Queue

- One fork queue per fork IPL.
- Queue of driver fork processes waiting to be resumed by the fork dispatcher.
- First in, first out queue.
- Placed in the queue in order to lower IPL.

Fork Dispatcher

- Gains control of software interrupts at levels 6, and 8-11.
- Is really an interrupt service routine.
- Resumes driver fork processes in fork queue corresponding to interrupting IPL.

Wait Queue

- Queue of driver fork processes waiting for a particular resource.
- Driver fork processes in queue are resumed when resource becomes available (fork dispatcher is not involved).
- First in, first out queue.
OVERVIEW

A driver fork process may be compared to a normal process in several ways. Table 1-1 lists several analogies that can be made between process context and driver fork process context.

<table>
<thead>
<tr>
<th>Process Context</th>
<th>Driver Fork Process Context</th>
</tr>
</thead>
<tbody>
<tr>
<td>Process Control Block (PCB)</td>
<td>Unit Control Block (UCB)</td>
</tr>
<tr>
<td>P₀, P₁, S₀, Space</td>
<td>S₀ Space</td>
</tr>
<tr>
<td>IPL ≤ 2</td>
<td>IPL &gt; 2</td>
</tr>
<tr>
<td>Perprocess Stack</td>
<td>Interrupt Stack</td>
</tr>
<tr>
<td>Synchronization via:</td>
<td>Synchronization via:</td>
</tr>
<tr>
<td>Mutexes</td>
<td>Wait Queues</td>
</tr>
<tr>
<td>Raising IPL</td>
<td>Raising IPL</td>
</tr>
<tr>
<td>Forking</td>
<td>Forking</td>
</tr>
<tr>
<td>Can be Placed in:</td>
<td>Can be Placed in:</td>
</tr>
<tr>
<td>Scheduler Wait State</td>
<td>Resource Wait Queue</td>
</tr>
<tr>
<td></td>
<td>Fork Queue</td>
</tr>
</tbody>
</table>

**DRIVER RESOURCE CONTENTION**

Drivers compete for the following shared resources:

- Central processor
- Mapping registers
- Buffered Data Paths
- Controller Data Channel (if there is more than one device unit attached to a controller)

Drives for real devices execute at fork IPL 8 because there is no explicit synchronization for fork processes that compete for adapter resources.

**Mapping Registers**

Mapping Registers are used by both the UNIBUS adapter and the MASSBUS adapter. Each adapter has its own set of mapping registers. They are used to translate UNIBUS/MASSBUS addresses, which the device understands, into addresses the system understands. (The translation scheme is discussed in detail in the I/O Architecture module.) There are a limited number of mapping registers per adapter.
OVERVIEW

Data Paths

The UNIBUS adapter sends data through one of two kinds of data paths for UNIBUS devices performing Direct Memory Access (DMA) transfers. (The MASSBUS has no data path concept.) The direct data path can be used by any device at any time. A buffered data path must be allocated to a device before it can be used. Do not confuse direct and buffered data paths with direct and buffered I/O. Note also that data paths only have meaning for DMA operations on the UNIBUS.

- Direct Data Path – only one per UNIBUS adapter. Allows 8 or 16 bits (1 UNIBUS transfer) of data to be transferred to system memory at a time.

- Buffered Data Paths – 15 per UNIBUS adapter. Allows up to 32 or 64 bits (4 UNIBUS transfers) of data to be transferred to system memory at a time.

Data paths are described in detail in the I/O Architecture module, where guidelines are also given concerning the decision to use the buffered or direct data paths. In general, buffered data paths are more efficient than the direct data path, and should be used whenever possible. Table 1-2 illustrates the typical use of data paths for devices performing programmed I/O and DMA.

Controller Data Channel

Since only one device unit can transfer data on a controller at a given time, driver fork processes must contend for ownership of the controller data channel.

<table>
<thead>
<tr>
<th>Data Transfer Method</th>
<th>I/O Used</th>
<th>Data Path Used (UNIBUS Only)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Programmed I/O</td>
<td>Buffered I/O</td>
<td>None (device registers)</td>
</tr>
<tr>
<td>Direct Memory Access</td>
<td>Direct I/O</td>
<td>Buffered Data Path</td>
</tr>
</tbody>
</table>
Figure 1-29  I/O Sequence Overview
OVERVIEW

I/O Sequence

PC 1 User issues $QIO
PC 2 $QIO system service
PC 3 $QIO JSBs to FDT (preprocessing) routines
PC 4 IRP queued to driver (data structures)
SC 5 Driver starts processing I/O request
SC 6 Once I/O is started, driver waits for interrupt
SC 7 Device generates interrupt
SC 8 Interrupt dispatch code returns control to driver (at DIPL)
SC 9 Driver does necessary work, then forks to fork IPL
SC 10 Fork IPL taken, fork dispatcher returns control to driver
SC 11 Driver cleans up, queues IRP to I/O post-processing
SC 12 I/O post cleans up, sets up Sp K Ast, Rei
PC 13 Sp K Ast taken, event flag set, IOSB filled in, user Ast declared
PC 14 User Ast taken

PC = Process Context
SC = System Context