CIBCI Adapter
User/Installation Guide

Prepared by Educational Services
of
Digital Equipment Corporation
The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

Printed in U.S.A.

This document was set on a DIGITAL DECset Integrated Publishing System.

- Class B Computing Devices:

Notice: This equipment generates, uses, and may emit radio frequency energy. The equipment has been type tested and found to comply with the limits for a Class A computing device pursuant to Subpart J of Part 15 of FCC Rules, which are designed to provide reasonable protection against such radio frequency interference when operated in a commercial environment. Operation of this equipment in a residential area may cause interference in which case the user at his own expense may be required to take measures to correct the interference.

The following are trademarks of Digital Equipment Corporation:

<table>
<thead>
<tr>
<th>™</th>
<th>™</th>
</tr>
</thead>
<tbody>
<tr>
<td>DEC</td>
<td>DIBOL</td>
</tr>
<tr>
<td>DECMate</td>
<td>MASSBUS</td>
</tr>
<tr>
<td>DECset</td>
<td>PDP</td>
</tr>
<tr>
<td>DECsystem-10</td>
<td>P/OS</td>
</tr>
<tr>
<td>DECSYSTEM-20</td>
<td>Professional</td>
</tr>
<tr>
<td>DECUS</td>
<td>Rainbow</td>
</tr>
<tr>
<td>DECrewriter</td>
<td>RSTS</td>
</tr>
<tr>
<td></td>
<td>RSX</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>™</th>
<th>™</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Scholar</td>
</tr>
<tr>
<td></td>
<td>ULTRIX</td>
</tr>
<tr>
<td></td>
<td>UNIBUS</td>
</tr>
<tr>
<td></td>
<td>VAX</td>
</tr>
<tr>
<td></td>
<td>VMS</td>
</tr>
<tr>
<td></td>
<td>VT</td>
</tr>
<tr>
<td></td>
<td>Work Processor</td>
</tr>
</tbody>
</table>
# CONTENTS

## PREFACE

## CHAPTER 1 INTRODUCTION

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>SCOPE</td>
<td>1-1</td>
</tr>
<tr>
<td>1.2</td>
<td>GENERAL DESCRIPTION</td>
<td>1-1</td>
</tr>
<tr>
<td>1.2.1</td>
<td>Components</td>
<td>1-1</td>
</tr>
<tr>
<td>1.2.2</td>
<td>Features</td>
<td>1-2</td>
</tr>
<tr>
<td>1.2.3</td>
<td>Configurations</td>
<td>1-3</td>
</tr>
<tr>
<td>1.3</td>
<td>GENERAL SPECIFICATIONS</td>
<td>1-4</td>
</tr>
<tr>
<td>1.3.1</td>
<td>Environmental Specifications</td>
<td>1-4</td>
</tr>
<tr>
<td>1.3.2</td>
<td>Mechanical Specifications</td>
<td>1-5</td>
</tr>
<tr>
<td>1.3.3</td>
<td>Electrical Specifications</td>
<td>1-5</td>
</tr>
<tr>
<td>1.3.3.1</td>
<td>VAXBI Bus Specifications</td>
<td>1-6</td>
</tr>
<tr>
<td>1.3.3.2</td>
<td>CIPA Bus Specifications</td>
<td>1-6</td>
</tr>
<tr>
<td>1.3.3.3</td>
<td>CI Bus Specifications</td>
<td>1-7</td>
</tr>
<tr>
<td>1.4</td>
<td>REFERENCE DOCUMENTS (Table 1-2)</td>
<td>1-8</td>
</tr>
<tr>
<td>1.5</td>
<td>PHYSICAL HARDWARE DESCRIPTION</td>
<td>1-9</td>
</tr>
<tr>
<td>1.5.1</td>
<td>Host Processor Interface Hardware</td>
<td>1-9</td>
</tr>
<tr>
<td>1.5.2</td>
<td>Computer Interconnect Interface Hardware</td>
<td>1-12</td>
</tr>
<tr>
<td>1.5.2.1</td>
<td>CI Port Adapter Assembly</td>
<td>1-12</td>
</tr>
<tr>
<td>1.5.2.2</td>
<td>CIPA Cabinet</td>
<td>1-13</td>
</tr>
</tbody>
</table>

## CHAPTER 2

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.1</td>
<td>INTRODUCTION</td>
<td>2-1</td>
</tr>
<tr>
<td>2.2</td>
<td>OPERATING ENVIRONMENT</td>
<td>2-1</td>
</tr>
<tr>
<td>2.2.1</td>
<td>Physical Elements</td>
<td>2-1</td>
</tr>
<tr>
<td>2.2.2</td>
<td>Environmental Elements</td>
<td>2-1</td>
</tr>
<tr>
<td>2.2.3</td>
<td>Grounding Elements</td>
<td>2-2</td>
</tr>
<tr>
<td>2.3</td>
<td>CIBCI SYSTEM CONFIGURATIONS</td>
<td>2-2</td>
</tr>
<tr>
<td>2.4</td>
<td>UNPACKING AND INVENTORYING</td>
<td>2-2</td>
</tr>
<tr>
<td>2.4.1</td>
<td>VAX 8200/8300 Systems</td>
<td>2-2</td>
</tr>
<tr>
<td>2.4.1.1</td>
<td>Verifying Shipment Inventory</td>
<td>2-2</td>
</tr>
<tr>
<td>2.4.1.2</td>
<td>Unpacking the Shipping Boxes</td>
<td>2-3</td>
</tr>
<tr>
<td>2.4.1.3</td>
<td>Unpacking the H9642 CIPA Cabinet Carton</td>
<td>2-5</td>
</tr>
<tr>
<td>2.4.2</td>
<td>VAX 8500/8550/8700/8800 Systems</td>
<td>2-7</td>
</tr>
<tr>
<td>2.4.2.1</td>
<td>Verifying Shipment Inventory</td>
<td>2-7</td>
</tr>
<tr>
<td>2.4.2.2</td>
<td>Unpacking the Shipping Boxes</td>
<td>2-8</td>
</tr>
<tr>
<td>2.4.2.3</td>
<td>Unpacking the H9652 Expander Cabinet</td>
<td>2-8</td>
</tr>
</tbody>
</table>
CONTENTS (Cont)

2.5 MECHANICAL INSTALLATION (System Level) ........................................ 2-10
2.5.1 VAX 8200/8300 Systems ................................................................ 2-10
2.5.1.1 CPU Cabinet Preparation .......................................................... 2-10
2.5.1.2 H9642 CIPA Cabinet Preparation ............................................ 2-14
2.5.2 VAX 8500/8550 Systems ................................................................ 2-23
2.5.3 VAX 8700/8800 Systems ................................................................ 2-28
2.6 MECHANICAL INSTALLATION (Add-On Level) .................................... 2-38
2.6.1 VAX 8200/8300 Systems ................................................................ 2-41
2.6.2 VAX 8500/8550/8700/8800 Systems ............................................... 2-45
2.7 ELECTRICAL INSTALLATION AND CONFIGURATION ...................... 2-48
2.7.1 T1017 and T1018 Module Installation ............................................. 2-48
2.7.2 CIPA Backplane Jumpers Verification ............................................ 2-54
2.7.3 Node Address Switch Verification .................................................. 2-58

CHAPTER 3

3.1 INTRODUCTION .............................................................................. 3-1
3.2 POWER SETUP AND VERIFICATION ............................................. 3-1
3.2.1 VAX 8200/8300 Systems ............................................................. 3-1
3.2.2 VAX 8500/8550/8700/8800 Systems ............................................. 3-4
3.3 DIAGNOSTIC VERIFICATION ....................................................... 3-5
3.3.1 VAX 8200/8300 Systems ............................................................. 3-6
3.3.1.1 Preliminary Setup ...................................................................... 3-6
3.3.1.2 Loading the Diagnostic Supervisor Program ............................. 3-6
3.3.1.3 Repair Level Testing ................................................................. 3-17
3.3.1.4 CI Bus Cable Testing ................................................................. 3-13
3.3.1.5 Functional Level Testing ............................................................ 3-13
3.3.2 VAX 8500/8550/8700/8800 Systems ............................................. 3-16
3.3.2.1 Preliminary Setup ...................................................................... 3-16
3.3.2.2 Loading the Diagnostic Supervisor Program ............................. 3-17
3.3.2.3 Repair Level Testing ................................................................. 3-17
3.3.2.4 CI Bus Cable Testing ................................................................. 3-23
3.3.2.5 Functional Level Testing ............................................................ 3-23
3.4 MAINTENANCE VERIFICATION ..................................................... 3-27

CHAPTER 4 REGISTER SUMMARY

4.1 VAXBI ADDRESS SPACE ............................................................. 4-1
4.1.1 VAXBI I/O Address Space .......................................................... 4-1
4.2 CIBCI ADAPTER NODE ................................................................. 4-1
4.2.1 Addressing .................................................................................. 4-1
4.2.2 Partitioning ................................................................................ 4-4
4.2.3 Registers .................................................................................... 4-4
4.3 VAXBI REQUIRED REGISTERS ..................................................... 4-4
4.3.1 Device Type Register (DTR) ......................................................... 4-4
4.3.2 VAXBI Control and Status Register (BICSR) ............................... 4-6
4.3.3 Bus Error Register (BER) ............................................................. 4-9
4.3.4 Error Interrupt Control Register (EICR) ....................................... 4-11
4.3.5 Interrupt Destination Register (IDCR) .......................................... 4-12
| 4.3.6 | Inter-Processor Interrupt Mask Register (IPIMR) | 4-12 |
| 4.4 | BIIC SPECIFIC DEVICE REGISTERS | 4-13 |
| 4.4.1 | BCI Control Register (BCICR) | 4-14 |
| 4.4.2 | User Interrupt Control Register (UICR) | 4-15 |
| 4.5 | BIIC USER PORT REGISTERS | 4-17 |
| 4.5.1 | BCI Configuration Register (CNFGCR) | 4-18 |
| 4.5.2 | BICA Address Register (BCAR) | 4-20 |
| 4.5.3 | BICA Command/Byte Mask Register (BCMR) | 4-22 |
| 4.5.4 | DMA Register File (DMAF) | 4-23 |
| 4.6 | CIPA REGISTERS | 4-23 |
| 4.6.1 | Port Maintenance Control/Status Register (PMCSR) | 4-25 |
| 4.6.2 | Maintenance Address Register (MADR) | 4-27 |
| 4.6.3 | Maintenance Data Register (MDATR) | 4-29 |
| 4.6.4 | Port Status Register (PSR) | 4-29 |
| 4.6.5 | Port Queue Block Base Register (PQBBR) | 4-29 |
| 4.6.6 | Port Command Queue 0 Control Register (PCQ0CR) | 4-32 |
| 4.6.7 | Port Command Queue 1 Control Register (PCQ1CR) | 4-32 |
| 4.6.8 | Port Command Queue 2 Control Register (PCQ2CR) | 4-33 |
| 4.6.9 | Port Command Queue 3 Control Register (PCQ3CR) | 4-33 |
| 4.6.10 | Port Status Release Control Register (PSRCR) | 4-34 |
| 4.6.11 | Port Enable Control Register (PECR) | 4-34 |
| 4.6.12 | Port Disable Control Register (PDCR) | 4-35 |
| 4.6.13 | Port Initialize Control Register (PICR) | 4-35 |
| 4.6.14 | Port Datagram Free Queue Control Register (PDFQCR) | 4-36 |
| 4.6.15 | Port Message Free Queue Control Register (PMFQCR) | 4-36 |
| 4.6.16 | Port Maintenance Timer Control Register (PMTCR) | 4-37 |
| 4.6.17 | Port Maintenance Timer Expiration Control Register (PMTECR) | 4-37 |
| 4.6.18 | Port Failing Address Register (PFAR) | 4-38 |
| 4.6.19 | Port Error Status Register (PESR) | 4-39 |
| 4.6.20 | Port Parameter Register (PPR) | 4-40 |

**APPENDIX A**  
**CI TERMINATION**

**APPENDIX B**  
**CI BACKPLANE JUMPER**

| B.1 | BOOT TIMER PARAMETERS | B-1 |
| B.2 | EXTENDED HEADER/TRAILER (W5) | B-1 |
| B.3 | ALTER DELTA TIME (W6) | B-1 |
| B.4 | DISABLE ARBITRATION (W7) | B-1 |
| B.5 | EXTENDED ACKNOWLEDGEMENT TIMEOUT (W8) | B-2 |

**INDEX**
<table>
<thead>
<tr>
<th>Figure No.</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-1</td>
<td>Simplified CIBCI Adapter Connection</td>
<td>1-1</td>
</tr>
<tr>
<td>1-2</td>
<td>Simplified CIBCI Interface Block Diagram</td>
<td>1-10</td>
</tr>
<tr>
<td>1-3</td>
<td>Hardware Components of the Host Processor Interface</td>
<td>1-11</td>
</tr>
<tr>
<td>1-4</td>
<td>Hardware Components of the CIPA Mounting Box</td>
<td>1-12</td>
</tr>
<tr>
<td>2-1</td>
<td>Single CIBCI Adapter Configuration – VAX 8200/8300</td>
<td>2-3</td>
</tr>
<tr>
<td>2-2</td>
<td>Single CIBCI Adapter Configuration – VAX 8800</td>
<td>2-4</td>
</tr>
<tr>
<td>2-3</td>
<td>Dual CIBCI Adapter Configuration – VAX 8200/8300</td>
<td>2-5</td>
</tr>
<tr>
<td>2-4</td>
<td>Unpacking the H9642 Cabinet</td>
<td>2-6</td>
</tr>
<tr>
<td>2-5</td>
<td>Removing the H9642 Cabinet from the Shipping Pallet</td>
<td>2-7</td>
</tr>
<tr>
<td>2-6</td>
<td>Unpacking the H9652 Cabinet</td>
<td>2-9</td>
</tr>
<tr>
<td>2-7</td>
<td>Removing the H9652 Cabinet from the Shipping Pallet</td>
<td>2-10</td>
</tr>
<tr>
<td>2-8</td>
<td>Accessing the BA32 CPU Mounting Box Hardware Components</td>
<td>2-12</td>
</tr>
<tr>
<td>2-9</td>
<td>CPU Cabinet End Panel Removal</td>
<td>2-13</td>
</tr>
<tr>
<td>2-10</td>
<td>CIPA Cabinet – Front and Rear Panel Removal</td>
<td>2-14</td>
</tr>
<tr>
<td>2-11</td>
<td>CIPA Cabinet – Expansion Panel Removal</td>
<td>2-15</td>
</tr>
<tr>
<td>2-12</td>
<td>CIPA Cabinet – RFI Shield Panel Removal</td>
<td>2-16</td>
</tr>
<tr>
<td>2-13</td>
<td>RFI Shield Panel – Knockout Plug Removal</td>
<td>2-17</td>
</tr>
<tr>
<td>2-14</td>
<td>RFI Shield Panel – Waveguide Installation</td>
<td>2-18</td>
</tr>
<tr>
<td>2-15</td>
<td>H9642 Cabinet – Rear Interior View</td>
<td>2-19</td>
</tr>
<tr>
<td>2-16</td>
<td>CIPA Bus Cable Routing</td>
<td>2-21</td>
</tr>
<tr>
<td>2-17</td>
<td>CPU and CIPA Cabinet Mating</td>
<td>2-22</td>
</tr>
<tr>
<td>2-18</td>
<td>CPU and Expansion Cabinet Mating</td>
<td>2-23</td>
</tr>
<tr>
<td>2-19</td>
<td>CPU and Front-End Cabinet Mating</td>
<td>2-29</td>
</tr>
<tr>
<td>2-20</td>
<td>CIPA Bus Cable Routing</td>
<td>2-38</td>
</tr>
<tr>
<td>2-21</td>
<td>CIPA Mounting Box Differences</td>
<td>2-39</td>
</tr>
<tr>
<td>2-22</td>
<td>Mounting Box Installation Within An H9642 Cabinet</td>
<td>2-41</td>
</tr>
<tr>
<td>2-23</td>
<td>Mounting Box Installation Within An H9652 Cabinet</td>
<td>2-45</td>
</tr>
<tr>
<td>2-24</td>
<td>VAXBI Backplane – Module Installation</td>
<td>2-49</td>
</tr>
<tr>
<td>2-25</td>
<td>VAXBI Backplane – BCI Cable Connections</td>
<td>2-51</td>
</tr>
<tr>
<td>2-26</td>
<td>VAXBI Backplane – CIPA Bus Cable Connections</td>
<td>2-52</td>
</tr>
<tr>
<td>2-27</td>
<td>CIPA Mounting Box – Access</td>
<td>2-54</td>
</tr>
<tr>
<td>2-28</td>
<td>CIPA Mounting Box – Backplane Jumpers</td>
<td>2-57</td>
</tr>
<tr>
<td>2-29</td>
<td>CIPA Mounting Box – Module Access</td>
<td>2-58</td>
</tr>
<tr>
<td>3-1</td>
<td>Control Panel Switches and LEDs</td>
<td>3-2</td>
</tr>
<tr>
<td>3-2</td>
<td>Diagnostic Loopback Cable Connections</td>
<td>3-6</td>
</tr>
<tr>
<td>3-3</td>
<td>Diagnostic Loopback Cable Connections</td>
<td>3-16</td>
</tr>
<tr>
<td>4-1</td>
<td>VAXBI Physical Address Space</td>
<td>4-2</td>
</tr>
<tr>
<td>4-2</td>
<td>VAXBI Physical I/O Address Space</td>
<td>4-2</td>
</tr>
<tr>
<td>4-3</td>
<td>VAXBI Node Space</td>
<td>4-3</td>
</tr>
<tr>
<td>4-4</td>
<td>30-Bit I/O Address Bit Map</td>
<td>4-3</td>
</tr>
<tr>
<td>4-5</td>
<td>CIBCI Address Node Space</td>
<td>4-5</td>
</tr>
<tr>
<td>4-6</td>
<td>CIBCI Adapter Register Address Space</td>
<td>4-5</td>
</tr>
<tr>
<td>4-7</td>
<td>VAXBI Interface Registers and Adapter Registers</td>
<td>4-6</td>
</tr>
<tr>
<td>4-8</td>
<td>VAXBI Required Registers</td>
<td>4-6</td>
</tr>
<tr>
<td>4-9</td>
<td>Device Type Register Bit Map</td>
<td>4-7</td>
</tr>
<tr>
<td>4-10</td>
<td>VAXBI Control and Status Register Bit Map</td>
<td>4-7</td>
</tr>
<tr>
<td>4-11</td>
<td>Bus Error Register Bit Map</td>
<td>4-9</td>
</tr>
<tr>
<td>4-12</td>
<td>Error Interrupt Control Register Bit Map</td>
<td>4-11</td>
</tr>
<tr>
<td>4-13</td>
<td>Interrupt Destination Register Bit Map</td>
<td>4-13</td>
</tr>
</tbody>
</table>
FIGURES (Cont)

<table>
<thead>
<tr>
<th>Figure No.</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4-14</td>
<td>Inter-Processor Interrupt Mask Register Bit Map</td>
<td>4-13</td>
</tr>
<tr>
<td>4-15</td>
<td>VAXBI Specific Device Registers</td>
<td>4-13</td>
</tr>
<tr>
<td>4-16</td>
<td>BCI Control Register Bit Map</td>
<td>4-14</td>
</tr>
<tr>
<td>4-17</td>
<td>User Interrupt Control Register Bit Map</td>
<td>4-16</td>
</tr>
<tr>
<td>4-18</td>
<td>BI User Port Registers</td>
<td>4-17</td>
</tr>
<tr>
<td>4-19</td>
<td>BICA Configuration Register Bit Map</td>
<td>4-18</td>
</tr>
<tr>
<td>4-20</td>
<td>BICA Address Register Bit Map</td>
<td>4-20</td>
</tr>
<tr>
<td>4-21</td>
<td>BICA Command/Byte Mask Register Bit Map</td>
<td>4-22</td>
</tr>
<tr>
<td>4-22</td>
<td>DMA Register File Bit Map</td>
<td>4-24</td>
</tr>
<tr>
<td>4-23</td>
<td>CIPA Adapter Registers</td>
<td>4-24</td>
</tr>
<tr>
<td>4-24</td>
<td>Port Maintenance Control/Status Register Bit Map</td>
<td>4-25</td>
</tr>
<tr>
<td>4-25</td>
<td>Maintenance Address Register Bit Map</td>
<td>4-28</td>
</tr>
<tr>
<td>4-26</td>
<td>Maintenance Data Register Bit Map</td>
<td>4-29</td>
</tr>
<tr>
<td>4-27</td>
<td>Port Status Register Bit Map</td>
<td>4-30</td>
</tr>
<tr>
<td>4-28</td>
<td>Port Queue Block Base Register Bit Map</td>
<td>4-31</td>
</tr>
<tr>
<td>4-29</td>
<td>Port Command Queue 0 Control Register Bit Map</td>
<td>4-32</td>
</tr>
<tr>
<td>4-30</td>
<td>Port Command Queue 1 Control Register Bit Map</td>
<td>4-32</td>
</tr>
<tr>
<td>4-31</td>
<td>Port Command Queue 2 Control Register Bit Map</td>
<td>4-33</td>
</tr>
<tr>
<td>4-32</td>
<td>Port Command Queue 3 Control Register Bit Map</td>
<td>4-33</td>
</tr>
<tr>
<td>4-33</td>
<td>Port Status Release Control Register Bit Map</td>
<td>4-34</td>
</tr>
<tr>
<td>4-34</td>
<td>Port Enable Control Register Bit Map</td>
<td>4-34</td>
</tr>
<tr>
<td>4-35</td>
<td>Port Disable Control Register Bit Map</td>
<td>4-35</td>
</tr>
<tr>
<td>4-36</td>
<td>Port Initialize Control Register Bit Map</td>
<td>4-35</td>
</tr>
<tr>
<td>4-37</td>
<td>Port Datagram Free Queue Control Register Bit Map</td>
<td>4-36</td>
</tr>
<tr>
<td>4-38</td>
<td>Port Message Free Queue Control Register Bit Map</td>
<td>4-36</td>
</tr>
<tr>
<td>4-39</td>
<td>Port Message Control Register Bit Map</td>
<td>4-37</td>
</tr>
<tr>
<td>4-40</td>
<td>Port Maintenance Timer Expiration Control Register Bit Map</td>
<td>4-37</td>
</tr>
<tr>
<td>4-41</td>
<td>Port Failing Address Register Bit Map</td>
<td>4-38</td>
</tr>
<tr>
<td>4-42</td>
<td>Port Error Status Register Bit Map</td>
<td>4-39</td>
</tr>
<tr>
<td>4-43</td>
<td>Port Parameter Register Bit Map</td>
<td>4-40</td>
</tr>
</tbody>
</table>

EXAMPLES

<table>
<thead>
<tr>
<th>Example No.</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3-1</td>
<td>Trace Printout for Repair Diagnostic EVCKA</td>
<td>3-8</td>
</tr>
<tr>
<td>3-2</td>
<td>Trace Printout for Repair Diagnostic EVCKB</td>
<td>3-9</td>
</tr>
<tr>
<td>3-3</td>
<td>Trace Printout for Repair Diagnostic EVCKC</td>
<td>3-10</td>
</tr>
<tr>
<td>3-4</td>
<td>Trace Printout for Repair Diagnostic EVCKD</td>
<td>3-11</td>
</tr>
<tr>
<td>3-5</td>
<td>Trace Printout for Repair Diagnostic EVCKE</td>
<td>3-12</td>
</tr>
<tr>
<td>3-6</td>
<td>Trace Printout for Repair Diagnostic EVCKF</td>
<td>3-12</td>
</tr>
<tr>
<td>3-7</td>
<td>Trace Printout for Functional Diagnostic EVGAA</td>
<td>3-14</td>
</tr>
<tr>
<td>3-8</td>
<td>Trace Printout for Functional Diagnostic EVGAB</td>
<td>3-15</td>
</tr>
<tr>
<td>3-9</td>
<td>Trace Printout for Repair Diagnostic EVCKA</td>
<td>3-18</td>
</tr>
<tr>
<td>3-10</td>
<td>Trace Printout for Repair Diagnostic EVCKB</td>
<td>3-19</td>
</tr>
<tr>
<td>3-11</td>
<td>Trace Printout for Repair Diagnostic EVCKC</td>
<td>3-20</td>
</tr>
</tbody>
</table>
EXEMPLARY (Cont)

<table>
<thead>
<tr>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3-12</td>
</tr>
<tr>
<td>3-13</td>
</tr>
<tr>
<td>3-14</td>
</tr>
<tr>
<td>3-15</td>
</tr>
<tr>
<td>3-16</td>
</tr>
</tbody>
</table>

TABLES

<table>
<thead>
<tr>
<th>Table No.</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-1</td>
<td>CIBCI Hardware Variations</td>
</tr>
<tr>
<td>1-2</td>
<td>Related CIBCI Adapter Documentation</td>
</tr>
<tr>
<td>1-3</td>
<td>Hardware Components of the CIBCI Adapter</td>
</tr>
<tr>
<td>2-1</td>
<td>Node Address Switch Settings</td>
</tr>
<tr>
<td>3-1</td>
<td>List of the CIBCI Diagnostic Programs</td>
</tr>
<tr>
<td>3-2</td>
<td>Summary of the Diagnostic Testing Hierarchy</td>
</tr>
<tr>
<td>3-3</td>
<td>Summary of the Functions of VAXcluster System Maintenance and Management Tools</td>
</tr>
<tr>
<td>4-1</td>
<td>Node Space Address Assignments</td>
</tr>
<tr>
<td>4-2</td>
<td>VAXBI Control and Status Register Bits</td>
</tr>
<tr>
<td>4-3</td>
<td>Bus Error Register Bits</td>
</tr>
<tr>
<td>4-4</td>
<td>Error Interrupt Control Register Bits</td>
</tr>
<tr>
<td>4-5</td>
<td>BCI Control Register Bits</td>
</tr>
<tr>
<td>4-6</td>
<td>User Interrupt Control Register Bits</td>
</tr>
<tr>
<td>4-7</td>
<td>BCIA Configuration Register Bits</td>
</tr>
<tr>
<td>4-8</td>
<td>BCIA Address Register Bits</td>
</tr>
<tr>
<td>4-9</td>
<td>BCIA Command/Byte Mask Register Bits</td>
</tr>
<tr>
<td>4-10</td>
<td>Port Control and Status Register Bits</td>
</tr>
<tr>
<td>4-11</td>
<td>Maintenance Address Register Bits</td>
</tr>
<tr>
<td>4-12</td>
<td>Port Status Register Bits</td>
</tr>
<tr>
<td>4-13</td>
<td>Port Failing Address Register Bits</td>
</tr>
<tr>
<td>4-14</td>
<td>Port Error Status Register Bits</td>
</tr>
<tr>
<td>4-15</td>
<td>Port Parameter Register Bits</td>
</tr>
</tbody>
</table>
PREFACE

INTENDED READER

This document provides an introduction to Digital Equipment Corporation’s computer interconnect hardware adapter option (CIBCI). It presents information required by the user for the configuration, installation, and acceptance verification of the CIBCI hardware on a VAX 8000-Series system incorporating the VAX backplane interconnect (VAXBI)* bus architecture.

NOTE
Throughout this manual the term “VAX 8000-Series” shall be used to represent the following processors that support the CIBCI hardware: VAX 8200, VAX 8300, VAX 8500, VAX 8550, VAX 8700, and VAX 8800.

GUIDE STRUCTURE

Chapter 1 – Describes the CIBCI hardware and lists its specifications.

Chapter 2 – Describes the procedures for installing the hardware on a VAX 8000-Series system.

Chapter 3 – Describes the procedures for verifying the functionality of the hardware.

Chapter 4 – Provides a reference section describing the programmer visible registers.

Appendix A – Provides information on CI termination.

Appendix B – Provides information on the CI backplane jumpers.

* VAXBI is a trademark of Digital Equipment Corporation.
CHAPTER 1
INTRODUCTION

1.1 SCOPE
This chapter introduces the reader to the computer interconnect hardware adapter option (CIBCI) used on the VAX 8000-Series systems that incorporate a VAX backplane interconnect (VAXBI) bus architecture. The chapter also contains a physical description and the specifications of the hardware. Additional documents are listed for the user who wishes more information concerning VAXclusters.

1.2 GENERAL DESCRIPTION

1.2.1 Components
The computer interconnect adapter is shown in Figure 1-1 and is designated the CIBCI adapter. It is centrally controlled by a single, on-board data processor to provide buffered parallel-to-serial communications between two corporate interconnect bus architecture protocols: the VAX backplane interconnect (VAXBI) bus of the VAX 8000-Series host processor and the dual-path computer interconnect (CI) bus.

![Diagram of CIBCI Adapter Connection]

Figure 1-1  Simplified CIBCI Adapter Connection

As a buffered communications port, the CIBCI adapter completes high-level computer communications, thereby reducing software processing overhead. This is accomplished with hardware that provides all of the necessary data buffering, address translation, and serial data encoding/decoding. The CIBCI uses queue structures provided by the VAX/VMS operating system to transfer packet messages and to initiate the transfer of blocks of data between the VAX 8000-Series host memory system and/or other nodes within the VAXcluster.
The CIBCI adapter is partitioned into two separate hardware interfaces: one host processor interface and one computer interconnect port adapter interface. These interfaces consist of the following major components:

- Two Eurocard T-series modules
  - Adapter control module (BAC) T1017
  - Adapter data module (BAD) T1018
- Three extended hex L-series modules
  - Link interface module (ILI) L0100
  - Packet buffer module (IPB) L0101
  - Data path module (CDP) L0400

1.2.2 Features

- VAX backplane interconnect design
- 2M bytes/s performance at 40K packet transmission rate
- 3M bytes/s performance at 90K packet transmission rate
- Diagnostic data loopback (internal/external) capability
- Data integrity via cyclic redundancy checking
- Round-robin arbitration at heavy loading
- Contention arbitration at light loading
- Packet-oriented data transmission
- Operational modes:
  - Disabled
  - Enabled
  - Uninitialized
  - Disabled/maintenance
  - Enabled/maintenance
  - Uninitialized/maintenance
1.2.3 Configurations
The CIBCI adapter is available in either a single or a dual configuration. The single configuration is available without a star coupler, whereas the dual configuration is available with or without a star coupler.

Table 1-1 lists the model variations available with the CIBCI. The model variations are specified according to the host system type, electrical requirements, configuration type, and the major hardware components.

NOTE
The CI bus cables and SC008 star coupler are separately ordered options. They are NOT included as part of the bill of materials for all CIBCI adapter models.

<table>
<thead>
<tr>
<th>CIBCI Model</th>
<th>VAX Host Processor</th>
<th>Input Power</th>
<th>Configuration Type</th>
<th>Hardware Components</th>
</tr>
</thead>
<tbody>
<tr>
<td>CIBCI-AA</td>
<td>8200, 8300</td>
<td>120 Vac</td>
<td>Single</td>
<td>Host processor interface</td>
</tr>
<tr>
<td></td>
<td></td>
<td>240 Vac</td>
<td></td>
<td>17-01029 interface cables</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Rack-mountable CI box assembly</td>
</tr>
<tr>
<td>CIBCI-AB</td>
<td>8200, 8300</td>
<td>120 Vac</td>
<td>Single</td>
<td>Host processor interface</td>
</tr>
<tr>
<td></td>
<td></td>
<td>240 Vac</td>
<td></td>
<td>17-01029 interface cables</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Rack-mountable CI box assembly</td>
</tr>
<tr>
<td>CIBCI-AC</td>
<td>8500, 8550,</td>
<td>120 Vac</td>
<td>Single</td>
<td>Host processor interface</td>
</tr>
<tr>
<td></td>
<td>8700, 8800</td>
<td>240 Vac</td>
<td></td>
<td>17-01029 interface cables</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Rack-mountable CI box assembly</td>
</tr>
<tr>
<td>CIBCI-AD</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CIBCI-BC</td>
<td>8200, 8300</td>
<td>120 Vac</td>
<td>Single</td>
<td>Host processor interface</td>
</tr>
<tr>
<td></td>
<td></td>
<td>240 Vac</td>
<td></td>
<td>17-01029 interface cables</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>H9642 FCC cabinet</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Model 877-D/B power controller</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Rack-mountable CI box assembly</td>
</tr>
<tr>
<td>CIBCI-BD</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CIBCI-FA</td>
<td>8200, 8300</td>
<td>120 Vac</td>
<td>Dual</td>
<td>Two host processor interface</td>
</tr>
<tr>
<td></td>
<td></td>
<td>240 Vac</td>
<td></td>
<td>17-01029 interface cables</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>H9642 FCC cabinet</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Two model 877-D/B power controllers</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SC004 star coupler</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Two rack-mountable CI box assemblies</td>
</tr>
<tr>
<td>CIBCI-FB</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CIBCI-HA</td>
<td>8200, 8300</td>
<td>120 Vac</td>
<td>Dual</td>
<td>Two host processor interfaces</td>
</tr>
<tr>
<td></td>
<td></td>
<td>240 Vac</td>
<td></td>
<td>17-01029 interface cables</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>H9642 FCC cabinet</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Two model 877-D/B power controllers</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Two rack-mountable CI box assemblies</td>
</tr>
<tr>
<td>CIBCI-HB</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
1.3 GENERAL SPECIFICATIONS

Priority arbitration

<table>
<thead>
<tr>
<th>Load Type</th>
<th>Protocol</th>
</tr>
</thead>
<tbody>
<tr>
<td>Light</td>
<td>Round-robin</td>
</tr>
<tr>
<td>Heavy</td>
<td>Contention</td>
</tr>
</tbody>
</table>

Parity
Cyclic redundancy check

Data format
Manchester-encoded serial packet

Data transfer rate
5M bytes/s maximum

Data throughput
2M to 3M bytes/s (typical sustained)

Operational modes
- Disabled
- Disabled/maintenance
- Enabled
- Enabled/maintenance
- Uninitialized
- Uninitialized/maintenance

1.3.1 Environmental Specifications

Temperature

<table>
<thead>
<tr>
<th>Environment</th>
<th>Temperature Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating</td>
<td>10°C to 40°C (50°F to 104°F)</td>
</tr>
<tr>
<td>Storage/shipping</td>
<td>−40°C to 70°C (−40°F to 158°F)</td>
</tr>
</tbody>
</table>

Relative humidity

<table>
<thead>
<tr>
<th>Environment</th>
<th>Humidity Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating</td>
<td>10% to 90% with a maximum wet bulb</td>
</tr>
<tr>
<td></td>
<td>temperature of 28°C (82°F) and a minimum</td>
</tr>
<tr>
<td></td>
<td>dew point of 2°C (36°F) with no</td>
</tr>
<tr>
<td></td>
<td>condensation</td>
</tr>
<tr>
<td>Storage/shipping</td>
<td>5% to 95% with no condensation</td>
</tr>
</tbody>
</table>

Altitude

<table>
<thead>
<tr>
<th>Environment</th>
<th>Altitude Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating</td>
<td>Sea level to 2.4 km (8,000 ft)</td>
</tr>
<tr>
<td></td>
<td>Maximum operating temperatures</td>
</tr>
<tr>
<td></td>
<td>decrease by a factor of 1.8°C/1000 ft</td>
</tr>
<tr>
<td>Storage/shipping</td>
<td>Up to 9.1 km (30,000 ft) above sea level (actual or effective by means of cabin pressurization)</td>
</tr>
</tbody>
</table>
Shock  5 g peak at 7 to 13 ms duration in three axes mutually perpendicular (maximum)

Heat dissipation

Cooling  External forced air cooling at 2 m/s (400 linear ft/min)

Noise level  53 dB at 1 m

1.3.2 Mechanical Specifications

CI Box Assembly

Height  44.5 cm (17.5 in)
Width  66.7 cm (26.25 in)
Depth  86.4 cm (34.0 in)
Weight  37.5 kg (82.5 lb)

CI Cabinet

Height  106.1 cm (40.6 in)
Width  53.9 cm (21.2 in)
Depth  76.2 cm (30 in)
Weight  98.8 kg (200 lb)

1.3.3 Electrical Specifications

Power consumption

Host processor interface:

T1017 module  +5.0 Vdc at 3.74 A, 19.6 W
T1018 module  +5.0 Vdc at 3.75 A, 19.7 W

CI interface:

Mounting box  90 – 128 Vac, 47-63 Hz at 7.5 A
              180 – 240 Vac, 47-63 Hz at 4.2 A

Plug type

120 Vac  NEMA 5-15P
220-240 Vac  NEMA 6-15P

H7202-B power supply rating

      +5.0 Vdc at 60.0 A
      −5.3 Vdc at 10.0 A
      +12.3 Vdc at 2.0 A
Interface modules

L0100 module
+5.0 Vdc at 10.0 A, 50.0 W
−5.3 Vdc at 5.3 A, 27.6 W

L0101 module
+5.0 Vdc at 10.5 A, 52.5 W

L0400 module
+5.0 Vdc at 12.5 A, 62.5 W

1.3.3.1 VAXBI Bus Specifications –

Bus characteristics

Type
Synchronous

Width
32 data bits

Cycle time
200 ns

Priority arbitration
Distributed embedded arbitration

Parity
Odd

Data transfers
Block mode (masked)
Longword
Quadword
Octaword

Transmission characteristics

Bandwidth

Master port
11.4M bytes/s

Slave port
13.3M bytes/s

Length (maximum)
1.5 m (5 ft)

Bus loading (maximum)
16 logical nodes

1.3.3.2 CIPA Bus Specifications –

Bus characteristics

Type
Synchronous

Width
16 data bits

Cycle time
400 ns

Data parity
Odd

Data transfers
Packet
Transmission characteristics

Bandwidth 2M to 3M bytes/s
Length (Maximum) 4.5 m (15 ft)
Bus loading (maximum) 2
Impedance 120 Ohms

1.3.3.3 CI Bus Specifications –

Bus characteristics

Type Synchronous
Width Serial
External length (maximum) 45 m (147.64 ft) radius (from the star coupler)
Data transfer rate 70M bits/s (maximum)
Bus loading (maximum) 16 logical nodes
Cable type (BNCIA-XX) Shielded coaxial
Cable impedance 50 Ohms
1.4 REFERENCE DOCUMENTS (Table 1-2)

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Title</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MP-01784-01</td>
<td><em>CIBCI Print Set</em></td>
<td>Contains all of the electrical and mechanical engineering drawings</td>
</tr>
<tr>
<td>EK-CIBCI-TD</td>
<td><em>CIBCI Hardware Technical Description</em></td>
<td>Contains a technical description on the hardware and its registers</td>
</tr>
<tr>
<td>EK-SC008-UG</td>
<td><em>SC008 Star Coupler User's Guide</em></td>
<td>Contains a description of the SCOOB star coupler including instructions for unpacking and installing the various star coupler configurations</td>
</tr>
<tr>
<td>SP-H7202-D</td>
<td><em>H7202D Power Supply Specification</em></td>
<td>Contains complete mechanical and electrical specifications for the H7202D power supply including a general description of the H7202D power supply</td>
</tr>
<tr>
<td>EK-PS730-TD</td>
<td><em>H7202B Power System Technical Description</em></td>
<td>Contains a physical and functional description of the H7202B power supply</td>
</tr>
<tr>
<td>AZ-GN5AC-TE</td>
<td><em>VAX 8200/8300 Installation Guide</em></td>
<td>Contains the procedures for unpacking, installing, configuring, and verifying the VAX 8200/8300 system</td>
</tr>
<tr>
<td>EK-8500I-IN</td>
<td><em>VAX 8500/8550 Installation Manual</em></td>
<td>Contains the procedures for unpacking, installing, configuring, and verifying the VAX 8500/8550 system</td>
</tr>
<tr>
<td>EK-8800I-IN</td>
<td><em>VAX 8700/8800 Installation Manual</em></td>
<td>Contains the procedures for unpacking, installing, configuring, and verifying the VAX 8700/8800 system</td>
</tr>
</tbody>
</table>
1.5 PHYSICAL HARDWARE DESCRIPTION
Refer to Table 1-3 and Figure 1-2 for an overview of the hardware components for the host processor and computer interconnect port adapter interfaces.

<table>
<thead>
<tr>
<th>Interface</th>
<th>Component Type</th>
<th>Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>Host Processor</td>
<td>Adapter control module</td>
<td>T1017</td>
</tr>
<tr>
<td></td>
<td>Adapter data module</td>
<td>T1018</td>
</tr>
<tr>
<td></td>
<td>Two 3 inch BCI cables</td>
<td>17-01029-02</td>
</tr>
<tr>
<td></td>
<td>Two 3.75 inch BCI cables</td>
<td>17-01029-01</td>
</tr>
<tr>
<td>Computer Interconnect</td>
<td>CIPA box assembly</td>
<td>70-22905</td>
</tr>
<tr>
<td>Port Adapter</td>
<td>Link interface module</td>
<td>L0100</td>
</tr>
<tr>
<td></td>
<td>Packet buffer module</td>
<td>L0101</td>
</tr>
<tr>
<td></td>
<td>Data path module</td>
<td>L0400</td>
</tr>
<tr>
<td></td>
<td>Power supply</td>
<td>H7202-D</td>
</tr>
<tr>
<td></td>
<td>Backplane/cardcage assembly</td>
<td>70-20408</td>
</tr>
<tr>
<td></td>
<td>CIPA bus cable</td>
<td>17-01027-01</td>
</tr>
</tbody>
</table>

1.5.1 Host Processor Interface Hardware
Refer to Figure 1-3. The host processor interface consists of two T-series type modules. The T-series modules are housed in two adjacent slots within an H9400-A VAXBI cardcage of the VAX 8000-Series host system. These modules are used to interface the host system's VAXBI bus to the CIPA bus.

The Adapter Control Module
The adapter control module (BAC), part number T1017, contains the VAXBI protocol and the VAXBI control logic in addition to the CIPA control logic.

The Adapter Data Module
The adapter data module (BAD), part number T1018, is the major interface to the CI port adapter (CIPA) bus and consists of transaction buffers between the VAXBI and CIPA buses.

BCI Cables
The four BCI cables, part numbers 17-01029-01 and 17-01029-02, are used to electrically interconnect the T1017 and T1018 modules. Each cable consists of two 30-pin female connectors and two pull tabs or loops. The cables are mated to cable connectors located on the VAXBI cardcage corresponding to zones C and D of the modules. Two short cables (17-01029-02) complete the innermost electrical connection while two longer cables (17-01029-01) complete the outermost electrical connection between zones C and D of the two modules.
Figure 1-3  Hardware Components of the Host Processor Interface
1.5.2 Computer Interconnect Interface Hardware

1.5.2.1 CI Port Adapter Assembly – Refer to Figure 1-4. The CI (computer interconnect) port adapter interface hardware is housed in a dedicated but universal mounting box is designated the CI box assembly. This CI box assembly is also referred to as the CIPA mounting box. It may reside either within the H9642 free-standing cabinet of a VAX 8200/8300 system or within the H9652 expander cabinet of a VAX 8500/8550/8700/8800 system.

![Diagram of CIPA Mounting Box](image)

Figure 1-4 Hardware Components of the CIPA Mounting Box

The Power Supply
The CI box assembly uses a model H7202-D switching power supply to power the three L-series modules: the data path, packet buffer, and the CI link interface. The power supply receives its ac power from a power controller located within the H9642 free-standing cabinet or the H9652 expander cabinet.

The CIPA Cardcage
The CIPA cardcage, housed within the CI box assembly, is a five slot backplane used to house the three L-series modules: the data path, the packet buffer, and the CI link interface modules.

The Data Path Module
The data path module, part number L0400, provides the necessary arithmetic and logical processing of general port functions, as well as local storage for the port. It also provides transceivers and buffer registers as the interface for the CIPA bus.

The Packet Buffer Module
The packet buffer module (IPB), part number L0101, contains the port control store microcode and two transmit and receive CI packet buffers. Each CI packet buffer has a storage capacity of 1K bytes.
The CI Link Interface Module
The CI link interface module (ILI), part number L0100, is the actual interface to the CI bus and is capable
of servicing dual CI paths. The module provides the necessary serialization and deserialization of data,
data validity, CI bus protocol handling, and distributed priority arbitration. In addition, the module only
permits transmission and reception of data packets over one CI data path at any given time. However,
when four or more CI ports exist in the cluster, both CI data paths may be in use simultaneously. For
example, node 0 to node 1 uses CI data path A while node 2 to node 3 uses CI data path B.

All data packets are appended with header and trailer information. The header information identifies the
source and destination of the packet. Node address switches provide the node with an address on the CI
cluster. The packet header contains this address as a source ID. The trailer information serves to keep the
node receiver locked up while the last data bytes in the packet are being processed.

The CI Port Adapter Bus
The CI port adapter (CIPA) bus cable assembly, part number 17-01027-01, is a control and data bus used
for backplane-to-backplane communication between the VAXBI and CIPA cardcages. The cable assembly
consists of two 64.5 m (15 ft) flat ribbon cables separated by a foam material and contains a total of six
female electrical connectors, two 40-pin connectors for connection to the CIPA backplane and four 30-pin
connectors for connection to the VAXBI backplane.

1.5.2.2 CIPA Cabinet – When the CI mounting box assembly is mounted in a free-standing cabinet, the
cabinet is identified as the CIPA cabinet. The CIPA cabinet is mounted immediately adjacent to the VAX
8200/8300 host system's VAXBI cabinet where the T-series type modules are housed. Contained within
the CIPA cabinet are the power controller, CIPA mounting box assembly, and two CI bulkhead connector
panels.

The Power Controller
The CIPA cabinet uses a model 877 (/D for 60 Hz or /B for 50 Hz), single-phase, ac power controller to
provide electrical isolation and ac power for the CIPA mounting box assembly.

The CI Bulkhead Connector Panel
The CIPA backplane assembly is connected internally from the backplane to two CI bulkhead connector
panels via two pairs of coaxial cables. The CI bulkhead connector panels provide the electrical isolation for
the system by creating an EMI/RFI shield without compromising signal integrity. The panels are mounted
in the cable connector openings located on the rear inside I/O panels of the cabinet. Two pairs of double-
shielded coaxial cables connect the CI paths of the node from the CI bulkhead connector panels to the star
coupler. One cable of each pair is for transmitting data; the other is for receiving data. Each cable pair
connects to one CI bulkhead connector panel assembly.
CHAPTER 2
SITE PREPARATION AND INSTALLATION

2.1 INTRODUCTION
Chapter 2 contains information on site preparation and installation, including:

Operating Environment – Verifying that the CIBCI adapter hardware meets all of the minimum physical, environmental, and grounding specifications

System Configuration – Illustrating the various CIBCI adapter hardware configurations supported on a VAX 8000-Series system

Unpacking and Inventorying – Unpacking and verifying that the shipment is complete and undamaged

Mechanical Installation (System Level) – Installing an H9642 or H9652 cabinet onto a VAX 8000-Series system

Mechanical Installation (Add-on Level) – Installing a 10.5 inch CIPA mounting box into an existing cabinet

Electrical Installation – Installing the CIPA bus cable and configuring the node address of the CIBCI adapter hardware

2.2 OPERATING ENVIRONMENT

2.2.1 Physical Elements
The CIBCI adapter hardware requires adequate floor space and/or mounting space for the following:

- H9642 CIPA cabinet (VAX 8200/8300 system)
- H9652 expander cabinet (VAX 8500/8550/8700/8800 system)
- CI mounting box within either the H9642 or H9652 cabinet

2.2.2 Environmental Elements
A VAX 8000-Series system and its associated computer interconnect port adapter hardware are designed to operate in a “Class B” environment.
2.2.3 Grounding Elements
Careful grounding is essential in order to avoid ground loops and poor noise rejection. To eliminate ground loops and to have proper noise rejection, ensure the following:

- VAX 8000-Series system, expander cabinets, and all equipment share a common ac power source.
- Earth ground for the VAX 8000-Series system and expander cabinets are common.
- No electrically noisy equipment shares the same ac power source.
- Systems connected by the CI bus should not be connected for grounding unless another reason requires it.

**CAUTION**
The chassis for a VAX 8500/8550/8700/8800 system is isolated and floating, whereas the VAX 8200/8300 system chassis is grounded. Both affect the grounding constraints listed above.

2.3 CIBCI SYSTEM CONFIGURATIONS
Refer to Figures 2-1 through 2-3 for the VAX 8000-Series system configurations.

**NOTE**
Ensure that the CIBCI hardware and microcode revision level is consistent with the revision level of the cluster, and vice versa.

2.4 UNPACKING AND INVENTORYING
The CIBCI hardware is shipped in corrugated cartons and mounted on a pallet. Customers are responsible for the actual moving of the equipment to the installation site.

2.4.1 VAX 8200/8300 Systems

2.4.1.1 Verifying Shipment Inventory –

Procedure:

1. Inventory all equipment against the shipping list accompanying the equipment.
2. Notify the customer of any opened cartons or boxes and document this fact on the installation report.
3. Notify the field service unit manager of any missing or incorrect items.
4. Request that the customer contact the shipping carrier to locate any missing items.
5. Request that the field service unit manager check with the Digital Equipment Corporation Traffic and Shipping Department if the shipping carrier does not have the missing items.
6. Check all boxes for external damage (dents, holes, or crushed corners).
7. Notify the customer of all damages and list all damages on the installation report.
2.4.1.2 Unpacking the Shipping Boxes –

Procedure:

1. Locate the box marked “OPEN ME FIRST”.

2. Open all boxes and inventory the contents against the shipping/accessory list in the “OPEN ME FIRST” box.
3. Inspect the equipment for damage. Report any damage and note it on the installation report.

4. If damage is extensive, notify Digital Equipment Corporation for instructions on how to proceed.

Figure 2-2 Single CIBCI Adapter Configuration – VAX 8800
2.4.1.3 Unpacking the H9642 CIPA Cabinet Carton –

Procedure:

1. Refer to Figure 2-4 and cut the two polyester straps.

2. Remove the cap, two ramps, and the cardboard spacer from the packaging container.

3. Lift and remove the cardboard tube and plastic bag covering the cabinet.

4. Refer to Figure 2-5 and with a 9/16 inch open-end wrench, remove the four shipping brackets located at the bottom of each corner of the cabinet.

5. Loosen the locking nuts on the four leveler feet located on the bottom corners of the cabinet and raise the leveler feet until the cabinet is resting on its casters.
Figure 2-4 Unpacking the H9642 Cabinet
6. Allow a 3 m (10 ft) clearance from the back of the shipping pallet to remove the cabinet.

7. Attach the two ramps to the back of the shipping pallet by sliding the large end of the ramp into the groove of the pallet.

8. Ensure that the ramps are straight and secure. Then, gently roll the cabinet down the ramps.

2.4.2 VAX 8500/8550/8700/8800 Systems

2.4.2.1 Verifying Shipment Inventory –

Procedure:

1. Inventory all equipment against the shipping list accompanying the equipment.

2. Notify the customer of any opened cartons or boxes and document this fact on the installation report.

3. Notify the field service unit manager of any missing or incorrect items.

Figure 2-5 Removing the H9642 Cabinet from the Shipping Pallet
4. Request that the customer contact the shipping carrier to locate any missing items.

5. Request that the field service unit manager check with the Digital Equipment Corporation Traffic and Shipping Department if the shipping carrier does not have the missing items.

6. Check all boxes for external damage (dents, holes, or crushed corners).

7. Notify the customer of all damages and list all damages on the installation report.

2.4.2.2 Unpacking the Shipping Boxes –

Procedure:

1. Locate the box marked “OPEN ME FIRST”.

2. Open all boxes and inventory the contents against the shipping/accessory list in the “OPEN ME FIRST” box.

3. Inspect the equipment for damage. Report any damage and note it on the installation report.

4. If damage is extensive, notify Digital Equipment Corporation for instructions on how to proceed.

2.4.2.3 Unpacking the H9652 Expander Cabinet –

Procedure:

1. Refer to Figure 2-6 and cut the two polyester straps.

2. Remove the cap, two ramps, and the cardboard spacer from the packaging container.

3. Lift and remove the cardboard tube and plastic bag covering the cabinet.

4. Refer to Figure 2-7 and with a 9/16 inch open-end wrench, remove the four shipping brackets located at the bottom of each corner of the cabinet.

5. Loosen the locking nuts on the four leveler feet located on the bottom corners of the cabinet and raise the leveler feet until the cabinet is resting on its casters.

6. Allow a 3 m (10 ft) clearance from the back of the shipping pallet to remove the cabinet.

7. Attach the two ramps to the back of the shipping pallet by sliding the large end of the ramp into the groove of the pallet.

8. Ensure that the ramps are straight and secure. Then, gently roll the cabinet down the ramps.
Figure 2-6 Unpacking the H9652 Cabinet
2.5 MECHANICAL INSTALLATION (System Level)

2.5.1 VAX 8200/8300 System
The system is shipped from the manufacturer with the T1017 and T1018 modules, the VAXBI node plug, and the four BCI cables already installed in the VAXBI cardcage.

The remaining CIBCI hardware resides in the H9642 CIPA cabinet. The CIPA cabinet may be configured either to the left or right of the processor cabinet. The procedures for joining the two cabinets are detailed in Sections 2.5.1.1 and 2.5.1.2.

For a CIBCI-FA/FB/HA/HB installation, repeat Steps 1 through 6 for the other VAX 8200 or VAX 8300 system.

2.5.1.1 CPU Cabinet Preparation –

Procedure:

1. Refer to Figure 2-8 and then face the front of the cabinet. Carefully slide the BA32 mounting box fully outward from the cabinet.
CAUTION
Extend the stabilizer bar before sliding the BA32 mounting box from the cabinet. Failure to do so may cause personal injury if the cabinet tips forward when BA32 mounting box is fully extended.

Exercise care when extending the mounting box. Pass through the primary safety lock mechanism until the secondary safety lock mechanism is reached.

2. Remove the module access cover of the VAXBI cardcage by loosening the holding screws and lifting the cover.

3. Place the BA32 mounting box in a 90 degree position (see Figure 2-8) by grasping and pulling the slide-rail release mechanism, and then by rotating the mounting box up and towards the rear of the cabinet until it is securely locked into place.

4. Remove the bottom access cover (see Figure 2-8) by removing several holding screws and then by lifting the cover. Replace the screws in their holes for safekeeping.

Figure 2-8 Accessing the BA32 CPU Mounting Box Hardware Components (Sheet 1 of 2)
5. Face the front of the cabinet and remove the end panel (the side where the H9642 CIPA cabinet will be joined) by grasping the panel at the front and rear, lifting it approximately 2.5 cm (1 in), and pulling it away from the cabinet (see Figure 2-9).

**NOTE**
If the cabinet is NOT resting on its wheels, loosen the locking nuts on the four leveler feet located at the bottom corners of the cabinet and raise the leveler feet until the cabinet is resting on its wheels.
6. Remove one of the two knockouts from the RFI shield panel by using a knife and cutting away the copper foil to expose the knockout opening.
2.5.1.2 H9642 CIPA Cabinet Preparation – The CIPA (computer interconnect port adapter) hardware is housed in a shielded cabinet that, like the processor cabinet, has been specially designed to attenuate electromagnetic interference (EMI) and radio frequency interference (RFI) signals by absorbing radiated energy. Therefore, attention to the details of the mechanical installation procedure is vital when installing the CIPA hardware onto a VAX 8200 or VAX 8300 system.

For a CIBCI-FA/FB/HA/HB installation, repeat Steps 1 through 14 for the opposite side of the H9642 CIPA cabinet.

Procedure:

1. Using a 5/32 inch Allen wrench, remove the front and rear doors (see Figure 2-10).
2. Remove the expansion panel attached to the side of the cabinet that will be joined to the system cabinet by grasping it at the front and back and then lifting it up and away from the chassis (see Figure 2-11).

Figure 2-10  CIPA Cabinet – Front and Rear Panel Removal
Figure 2-11  CIPA Cabinet – Expansion Panel Removal
3. Remove the RFI shield panel from the side of the cabinet where the H9642 CIPA cabinet will be joined (Figure 2-12), as follows:

**NOTE**
Bypass this procedural step if the knockout plug on the RFI shield panel is made of copper foil. The copper foil is removed using a knife.

**CAUTION**
Exercise care when handling the RFI shield panel to avoid damage to the RFI gasket springs located on its front and rear edges.
a. Remove and save the two round-head screws with lock washers.

b. Remove and save the four key-button screws.

c. Grasp the top of the RFI shield panel and pull it away from the chassis approximately .3 m (1 ft).

d. Lift the RFI shield panel up and away from the unit until the projecting legs located at the bottom of the panel are clear of the chassis.

4. Remove one of the two knockouts from the RFI shield panel (Figure 2-13), as follows:

**NOTE**

Bypass this procedural step if the knockout plug is made of copper foil. The copper foil is removed using a knife.

a. Place two wooden blocks (removed from the shipping pallet) on the floor and lay the RFI shield panel down with the knockouts positioned over the wooden blocks.

b. Using a hammer and a flat-blade screwdriver, break the upper edge of each knockout free of the RFI shield panel.

c. Lift the RFI shield panel off the wooden blocks and push inward on the upper edge of each knockout until the lower edges break free.

![RFI Shield Panel - Knockout Plug Removal](MKV85-1538)

Figure 2-13  RFI Shield Panel – Knockout Plug Removal
5. Install one of the two waveguides onto the RFI shield panel (see Figure 2-14).
   a. Place one of the waveguides from the waveguide/joiner bar kit (P/N H9544-JE) over a knockout hole on the outside of the RFI shield panel.
   b. Align the screw holes in the waveguide with the screw holes in the RFI shield panel. The waveguide lip should be positioned into the knockout hole.
   c. Insert six 8-32 x 1/4 inch screws into the waveguide screw holes from the inside of the RFI shield panel and then tighten the screws.

6. Place the RFI shield panel in an upright position and carefully lean it against the side of the cabinet where the H9642 CIPA cabinet will be joined. Install the RFI shield panel back onto the side of the H9642 CIPA cabinet by reversing the procedure detailed in Step 3.

   **CAUTION**

   Avoid damage to the RFI gasket springs on the shield panel. Use care when inserting the projecting legs of the shield panel over the lower part of the chassis frame at the front and back.

2-18
7. Install the expansion panel on the side of the cabinet where the CPU cabinet will be joined by reversing the procedure detailed in Step 2.

**CAUTION**
Be sure to use the expansion panel shipped with the CIBCI option. This has a single (upper) locking bar. Do NOT use an expansion panel that has both upper and lower locking bars.

**NOTE**
The longer set of key slots on the expansion panel should be attached to the H9642 CIPA cabinet.

8. Move the cabinet adjacent to the CPU cabinet. Leave approximately 1 m (3 ft) between the cabinets to allow access to the facing sides.

9. From the rear-inside of the H9642 CIPA cabinet, locate the free end of the flat ribbon CIPA bus cable (see Figure 2-15).

![Diagram of H9642 Cabinet – Rear Interior View](image)

Figure 2-15  H9642 Cabinet – Rear Interior View
10. Refer to Figure 2-16 and perform the following:
   a. Carefully move the H9642 CIPA cabinet alongside the CPU cabinet. Take care that the CIPA bus cable does not bunch up between the cabinets.
   b. Route the CIPA bus cable through the RFI shield panel knockout hole and waveguide, and then through the RFI shield panel knockout hole of the CPU cabinet.
   c. Route the CIPA bus cable up through the interior of the CPU cabinet to the bottom of the BA32 mounting box and then outward from the cabinet. If necessary, move the H9642 CIPA cabinet closer to the CPU cabinet to allow the CIPA bus cable to reach.
   d. Remove the cable strain relief clamp on the BA32 mounting box.
   e. Route the CIPA bus cable through the I/O cable slot located in the lower rear of the BA32 mounting box.
11. Refer to Figure 2-17 and, working from the exterior of the H9642 CIPA cabinet:
   a. Raise the expansion panel on the side of the H9642 CIPA cabinet approximately 2.5 cm (1 in).
   b. While holding the cabinets together, push the expansion panel down slightly until key slots just begin to engage the upper buttons on both cabinets at the front and rear.
   c. Push down firmly on the expansion panel to securely lock the cabinets together.
   d. Bolt the cabinets together at the front using one of the joiner bars provided.
   e. Bolt the cabinets together at the rear using the second joiner bar.
   f. Install the end panel previously removed from the CPU cabinet onto the open side of the H9642 CIPA cabinet by reversing the procedure used in Step 5.
12. Route and connect the 70-08288-06 power control bus cable between the CPU and H9642 CIPA cabinet power controller assemblies.
13. Place the power controller’s local/remote switch in its remote position.
14. Route, but at this time do NOT connect the BNCIA-xx coaxial (CI bus) cables. Refer to the *Star Coupler User's Guide*. 

2-20
Figure 2-16  CIPA Bus Cable Routing
Figure 2-17  CPU and CIPA Cabinet Mating
2.5.2 VAX 8500/8550 Systems

The system is shipped from the manufacturer with the T1017 and T1018 modules, the VAXBI node plug, and the four the BCI cables already installed in the VAXBI cardcage.

The remaining CIBCI hardware resides in an expansion cabinet. The expansion cabinet always mounts to the right of the processor cabinet. The procedures for joining the two cabinets are detailed below.

Procedure: (Refer to Figure 2-18)

1. Remove the CPU cabinet front door by removing a single hex screw that secures the door's ground strap to the cabinet frame, pulling the release mechanism on the two door hinges, and then lifting the door off its hinges.

2. Remove the CPU cabinet rear door by removing a single hex screw that secures the door's ground strap to the cabinet frame, pulling the release mechanism on the two door hinges, and then lifting the door off its hinges.
3. Working from the rear of the CPU cabinet, remove the top cabinet cover by removing the two screws located on the underside of the top cover.

Figure 2-18  CPU and Expansion Cabinet Mating (Sheet 2 of 5)
Figure 2-18  CPU and Expansion Cabinet Mating (Sheet 3 of 5)

4. Remove the rear-left end panel from the CPU cabinet by removing the twelve kepnuts (six on each side).

5. Open the front and rear doors of the H9652 expansion cabinet.

6. Install the CPU end panel on the far side of the H9652 expansion cabinet by securing twelve kepnuts (six on each side).
7. Join the two cabinets by aligning the twelve studs and holes on the cabinet frames, and then by replacing the twelve kepnuts (six on each side).

8. Working from the rear of the CPU cabinet, replace the top cabinet cover by inserting two screws on the underside of the top cover.

9. Replace the CPU cabinet front door by pulling the release mechanism on the two door hinges and by lifting the door onto its hinges. Then, insert the single hex screw that secures the door’s ground strap to the cabinet frame.

Figure 2-18  CPU and Expansion Cabinet Mating (Sheet 4 of 5)
Figure 2-18  CPU and Expansion Cabinet Mating (Sheet 5 of 5)

10. Replace the CPU cabinet rear door by pulling the release mechanism on the two door hinges and by lifting the door onto its hinges. Then, insert the single hex screw that secures the door’s ground strap to the cabinet frame.

11. Route the CIPA bus cables from the H9652 expansion cabinet to the VAXBI cardcage located in the left-rear of the CPU cabinet.

12. Refer to the *VAX 8500/8550 Installation Guide*, part number EK-8500I-IN, for additional intracabinet cabling.
2.5.3 VAX 8700/8800 Systems
The system is shipped from the manufacturer with the T1017 and T1018 modules, the VAXBI node plug, and the four the BCI cables already installed in the VAXBI cardcage.

The remaining CIBCI hardware resides in either a front-end cabinet or an expansion cabinet. The front-end cabinet always mounts to the left of the processor cabinet. The expansion cabinet always mounts to the right of the processor cabinet. The procedure for joining the cabinets is detailed below.

Procedure: (Refer to Figure 2-19)

1. Remove the appropriate CPU cabinet front door by removing a single hex screw that secures the door’s ground strap to the cabinet frame, pulling the release mechanism on the two door hinges, and then lifting the door off its hinges.

2. Remove the appropriate CPU cabinet rear door by removing a single hex screw that secures the door’s ground strap to the cabinet frame, pulling the release mechanism on the two door hinges, and then lifting the door off its hinges.

3. Working from the rear of the CPU cabinet, remove the top cabinet cover by removing the two screws located on the underside of the top cover.

4. Remove the appropriate end panel from the CPU cabinet by removing the twelve kepnuts (six on each side).

5. Open the front and rear doors of the H9652 cabinet.

6. Install the CPU end panel on the far side of the H9652 cabinet by securing twelve kepnuts (six on each side).

7. Join the two cabinets by aligning the twelve studs and holes on the cabinet frames, and then by replacing the twelve kepnuts (six on each side).

8. Working from the rear of the cabinet, replace the top cabinet cover by inserting two screws on the underside of the top cover.

9. Replace the appropriate CPU cabinet front door by pulling the release mechanism on the two door hinges and by lifting the door onto its hinges. Then, insert the single hex screw that secures the door’s ground strap to the cabinet frame.

10. Replace the appropriate CPU cabinet rear door by pulling the release mechanism on the two door hinges and by lifting the door onto its hinges. Then, insert the single hex screw that secures the door’s ground strap to the cabinet frame.

11. Route the CIPA bus cables from the H9652 cabinet to the VAXBI cardcage located in the left-rear of the CPU cabinet (see Figure 2-20).

12. Refer to the VAX 8800/8700 Installation Guide, part number EK-8800I-IN, for additional intracabinet cabling.
Figure 2-19  CPU and Front-End Cabinet Mating (Sheet 1 of 9)
Figure 2-19   CPU and Front-End Cabinet Mating (Sheet 2 of 9)
Figure 2-19  CPU and Front-End Cabinet Mating (Sheet 4 of 9)
Figure 2-19  CPU and Front-End Cabinet Mating (Sheet 5 of 9)
Figure 2-19  CPU and Front-End Cabinet Mating (Sheet 6 of 9)
Figure 2-19  CPU and Front-End Cabinet Mating (Sheet 7 of 9)
Figure 2-19  CPU and Front-End Cabinet Mating (Sheet 8 of 9)
Figure 2-19  CPU and Front-End Cabinet Mating (Sheet 9 of 9)
2.6 MECHANICAL INSTALLATION (Add-On Level)
An existing VAX 8000-Series system can easily be upgraded and configured for operation in a cluster environment. The upgrade process requires that the host system cabinetry contain sufficient space to accommodate a 10.50 inch mounting box.

There are two styles of CIPA mounting boxes. The style can be distinguished by the type of cable assembly, retractor or guidance, which is affixed at the rear of the mounting box (see Figure 2-21). A cable retractor assembly is employed when configuring to either VAX 8200 or VAX 8300 systems, and a cable guidance assembly is employed when configuring to either VAX 8500/8550 or VAX 8700/8800 systems.

Procedures for installing either mounting box are detailed in Sections 2.6.1 and 2.6.2.
Figure 2-21  CIPA Mounting Box Differences (Sheet 1 of 2)
Figure 2-21  CIPA Mounting Box Differences (Sheet 2 of 2)
2.6.1 VAX 8200/8300 Systems

Procedure:

1. Using a 5/32 inch Allen wrench, remove front and rear doors of the CIPA cabinet.

2. Refer to Figure 2-22 while performing the following:
   a. Attach the chassis slide-track containing a ground strap to the front-right vertical rail (front to rear) by inserting a 10-32 screw into the bar nut and tightening.
   b. Attach the free end of the ground wire to the vertical rail with a 10-32 screw and 10-32 nut and tighten.
   c. Attach the other chassis slide-track to the front-left vertical rail (front to rear) by inserting a 10-32 screw into the bar nut and tightening.

Figure 2-22 Mounting Box Installation Within an H9642 Cabinet (Sheet 1 of 3)
d. Extend each chassis slide-track outward from the cabinet by exerting pressure on the two release mechanisms.

e. Lift the mounting box parallel with the slide-tracks. Insert the 6-32 screws into the slide-tracks and tighten.

CAUTION
Lifting and handing the mounting box requires the assistance of at least two individuals or a mechanical lift device.

3. From the rear-inside of the cabinet, locate the free end of the flat ribbon CIPA bus cable.

4. Route the CIPA bus cable through the RFI shield panel knockout hole and waveguide and then through the RFI shield panel knockout hole of the CPU cabinet.

5. Route the CIPA bus cable up through the interior of the processor cabinet to the bottom of the BA32 mounting box and then outward from the cabinet.

6. Remove the cable strain relief clamp on the BA32 mounting box.

7. Route the CIPA bus cable through the I/O cable slot located in the lower rear of the BA32 mounting box.

8. Place the power controller’s local/remote switch in its remote position.

9. Connect the power cord of the mounting box into the power controller’s switched receptacle (J8 for unit #1 or J9 for unit #2).

10. Install the coaxial cable set assembly to either the bulkhead I/O panel or to the star coupler.

11. Route, but do NOT connect at this time, the BNCIA-xx coaxial (CI bus) cables. Refer to the Star Coupler User’s Guide.

12. Perform the electrical installation detailed in Sections 2.7.1 through 2.7.3 of this manual.
Figure 2-22  Mounting Box Installation Within an H9642 Cabinet (Sheet 2 of 3)
Figure 2-22  Mounting Box Installation Within an H9642 Cabinet (Sheet 3 of 3)
2.6.2 VAX 8500/8550/8700/8800 Systems

Procedure:

1. Remove front and rear doors of the front-end cabinet or expansion cabinet by removing the single hex screw securing the door's ground strap to the cabinet frame, pulling the release mechanism on each door hinge, and then lifting the door off its hinges.

2. Refer to Figure 2-23 while performing the following:
   a. Attach the chassis slide-track containing a ground strap to the front-right vertical rail (front to rear) by inserting a 1/4-20 screw into the 1/4-20 isolation mount and tightening.
   b. Attach the free end of the ground wire to the vertical rail with a 10-32 screw and 10-32 nut, and tighten.

Figure 2-23  Mounting Box Installation Within an H9652 Cabinet (Sheet 1 of 3)
c. Attach the other chassis slide-track onto the front-left vertical rail (front to rear) by inserting a 1/4-20 screw into the 1/4-20 isolation mount and tightening it.

**NOTE**
To comply with Section 2.2.3 of this manual, visually inspect for the presence of:

1) A U-shaped gasket on both slide stiffeners of each chassis slide-track.

2) A two inch U-shaped gasket at the front right vertical rail of the cabinet and equally centered at the mounting box latching mechanism.

3) Two small rubber bumper feet affixed to the cabinet's front vertical rails in the vicinity of the chassis slide-track.

d. Extend each chassis slide-track outward from the cabinet by exerting pressure on the two release mechanisms.

e. Lift the mounting box parallel with slide-tracks, insert the 6-32 screws into the slide-tracks, and tighten.

**CAUTION**
Lifting and handling the mounting box requires the assistance of at least two individuals or a mechanical lift device.

3. Route the CIPA bus cables from the cabinet to the VAXBI cardcage located in the processor cabinet.

**NOTE**
Refer to the appropriate *Installation Guide* (EK-8500I-IN or EK-8800I-IN) for additional intra-cabinet cabling.

4. Connect the power cord of the mounting box into the power controller's switched receptacle.

5. Install the coaxial cable set assembly to the bulkhead I/O panel.

6. Route, but do NOT connect at this time, the BNCIA-xx coaxial (CI bus) cables. Refer to the *Star Coupler User's Guide*.

7. Perform the electrical installation detailed in Sections 2.7.1 through 2.7.3 of this manual.
Figure 2-23  Mounting Box Installation Within an H9652 Cabinet (Sheet 2 of 3)
Figure 2-23 Mounting Box Installation Within an H9652 Cabinet (Sheet 3 of 3)

2.7 ELECTRICAL INSTALLATION AND CONFIGURATION

2.7.1 T1017 and T1018 Module Installation

CAUTION
Use a static discharge system (Velostat™ Kit P/N 29-11762-00) when handling the T1017 and T1018 modules to prevent damage due to electrostatic discharge.

NOTE
Proceed directly to Step 3 if the VAXBI cardcage already contains the T1017 and T1018 modules and the BCI cables.

* Velostat™ is a trademark of the Minnesota Mining and Manufacturing Co.
Procedure:

1. Carefully insert the T1017 and T1018 modules into any two unoccupied but adjacent module slots within the VAXBI cardcage (see Figure 2-24).

**CAUTION**

When installing the modules, the T1017 must be positioned to the left of the T1018 module.

Figure 2-24  VAXBI Backplane – Module Installation
2. Refer to Figure 2-25 while carefully connecting the BCI cables to the VAXBI cardcage connectors, as follows:

   a. Attach a 3 inch cable (P/N 17-01029-02) at zone C between the innermost connectors of the T1017 and T1018 modules.

   b. Attach a 3 inch cable (P/N 17-01029-02) at zone D between the innermost connectors of the T1017 and T1018 modules.

   c. Attach a 3.75 inch cable (P/N 17-01029-01) at zone C between the outermost connectors of the T1017 and T1018 modules.

   d. Attach a 3.75 inch cable (P/N 17-01029-01) at zone D between the outermost connectors of the T1017 and T1018 modules.

3. Refer to Figure 2-26 while carefully connecting the CIPA bus cable to the VAXBI cardcage connectors, as follows:

   **CAUTION**

   Orientate the marker stripe on the cable assembly toward zone A of the VAXBI cardcage.

   a. Attach connector P6 of the CIPA bus cable (P/N 17-01027-01) to the side 2 connector of the T1017 module at zone E.

   b. Attach connector P5 of the CIPA bus cable (P/N 17-01027-01) to the side 1 connector of the T1017 module at zone E.

   c. Attach connector P4 of the CIPA bus cable (P/N 17-01027-01) to the side 2 connector of the T1018 module at zone E.

   d. Attach connector P3 of the CIPA bus cable (P/N 17-01027-01) to the side 1 connector of the T1018 module at zone E.
Figure 2-25  VAXBI Backplane – BCI Cable Connections
a. VAX 8200 or VAX 8300 Systems

Figure 2-26 VAXBI Backplane – CIPA Bus Cable Connections (Sheet 1 of 2)
b. VAX 8500/8550/8700/8800 Systems

Figure 2-26 VAXBI Backplane – CIPA Bus Cable Connections (Sheet 2 of 2)
2.7.2 CIPA Backplane Jumpers Verification

Eight jumpers (W1-W8) are used on the CIPA backplane to control certain operating parameters on the data path (L0400) and link interface (L0100) modules. These jumpers are configured at the factory for normal operation, which is jumpers out.

Procedure:

1. Refer to Figure 2-27 while performing the following:

   a. Remove the shipping screws that secure the CIPA mounting box to the cabinet frame.

Figure 2-27  CIPA Mounting Box – Access (Sheet 1 of 3)
b. Release the safety latch located on the front of the mounting box at the upper-right corner and slide the mounting box, on its rails, part way out of the cabinet.

Figure 2-27  CIPA Mounting Box – Access (Sheet 2 of 3)
c. Release the latches on the sides of the slide rails and pull the mounting box out to the full extension of the rails.

Figure 2-27  CIPA Mounting Box – Access (Sheet 3 of 3)
2. Unlatch and open the CIPA backplane access cover located on the left of the CIPA mounting box for access to the jumpers (see Figure 2-28).

**NOTE**
For additional information on the CIPA backplane jumpers, refer to Appendix B.
2.7.3 Node Address Switch Verification

Two dual-inline switchpacks on the CI link interface module (L0100) provide the host system with a unique CI-node address within the VAXcluster. This address is typically a number from 0 to 15. To assign a CI-node address, the switches on each of the switch packs (S1 and S2) must be set to the binary value of the assigned number.

Procedure:

1. Remove the top access cover of the CIPA mounting box by removing the cover fasteners (see Figure 2-29).

2. Loosen the two screws that secure the CIPA cardcage to the chassis.

Figure 2-29  CIPA Mounting Box – Module Access (Sheet 1 of 4)
3. Raise the CIPA cardcage to its upright position (see Figure 2-29) by lifting the cardcage all the way up until the safety latch button locks the cardcage in its upright position.

4. Determine the CI-node address to be assigned.
   
a. For CIBCI installations that create a new VAXcluster, select a CI-node address within the range of the number of CI bus ports being installed.

b. For CIBCI installations that add a CI node to an existing VAXcluster, choose a node address not currently assigned.

Figure 2-29  CIPA Mounting Box – Module Access (Sheet 2 of 4)
5. Configure the CI-node address switches by setting S1 and S2 to the selected address. The on position of each switch represents a logical zero and the off position a logical one (see Table 2-1).

6. Lower the cardcage by holding the cardcage with one hand and pulling the safety latch button with the other hand.

7. Tighten the two screws to secure the CIPA cardcage to the chassis.

Figure 2-29  CIPA Mounting Box – Module Access (Sheet 3 of 4)
Figure 2-29  CIPA Mounting Box – Module Access (Sheet 4 of 4)
### Table 2-1  Node Address Switch Settings (S1 and S2 Switch Packs)

<table>
<thead>
<tr>
<th>Node Number</th>
<th>Switch Number 4</th>
<th>Switch Number 3</th>
<th>Switch Number 2</th>
<th>Switch Number 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>7</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>9</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>A</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>B</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>C</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>D</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>E</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>F</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

**NOTE**

On = logical 0
Off = logical 1

Switch positions 5 through 8 MUST be set to the ON position.

8. Locate the correct node address identification label. This label is part of a set (PN 3619264-17) shipped with the star coupler hardware.

**NOTE**

Refer to the *Star Coupler User’s Guide (EK-SC004-UG or EK-SC008-UG)* for additional information.
9. Remove the paper backing from the address label. Place it on the outside of the CPU cabinet's back door (in a visible location).

10. Replace the top access cover. Then, lower and retract the CIPA mounting box and replace the cabinet front and rear doors.

   NOTE
   Do NOT install the BNCIA cables between the CIBCI and the star coupler hardware at this time.

11. Proceed to Chapter 3 for acceptance testing.
CHAPTER 3
ACCEPTANCE VERIFICATION

3.1 INTRODUCTION
Chapter 3 contains information on acceptance verification, including:

Power Setup and Verification – Applying ac power to the system and verifying proper dc power in the CIPA mounting box.

Diagnostic Verification – Verifying the functionality of the CIBCI hardware by running diagnostic tests with the system in a stand-alone environment.

Maintenance Verification – Facilitating VAXcluster maintenance by describing the tools that are required and/or provided for individual nodes or options within a VAXcluster system.

3.2 POWER SETUP AND VERIFICATION
Each CIBCI option is shipped with internal and external BNCIA-xx cabling (CIPA bus or buses and ac power cables) completed within the CIPA mounting box or CIPA cabinet. Verify this cabling, effect the necessary inter/intracabinet cabling, and complete the system verification in the sequence given in the following two sections.

CAUTION
Ensure that the front panel keylock switch of the VAX 8200 or VAX 8700 is in the off position before system modules and cables are installed.

NOTE
It is assumed here that the cabinet doors of the CPU(s) and the CIPA are still off as part of the cabinet mating procedure discussed in Sections 2.5.1 and 2.5.2.

3.2.1 VAX 8200/8300 Systems

Procedure:

1. Switch the main circuit breakers on all ac power controllers to their OFF positions.

2. Place the remote/local switches on all ac power controllers in their remote positions.

3. Connect the ac power cable from the CIPA cabinet’s ac power controller to an external ac power source.

4. Switch the main circuit breakers on all ac power controllers to their ON positions.
5. Insert a plastic switch-key into switch S2 (the lower switch) on the control panel and turn the key clockwise to the halt enable (HALT EN) position (number 2 if you have the international control panel), as shown in Figure 3-1.

6. Insert a second plastic switch-key into switch S1 (the upper switch) on the control panel and turn the key clockwise to the enabled position (the symbol ⏳ if you have the international control panel), as shown in Figure 3-1.

Figure 3-1  Control Panel Switches and LEDs
7. Verify the CIPA mounting box dc voltages by checking the LEDs on the top of the power supply. All LEDs should be lit (on).

8. Turn off electrical power to the system by placing the plastic switch-key located in switch S1 on the control panel to its most counterclockwise position.

9. Carefully lower the CIPA cardcage cover into the CIPA mounting box and secure it to the chassis.

10. Replace the top cover on the CIPA mounting box and slide the box back into the cabinet.

11. Replace the front door on the H9642 CIPA cabinet and check that the door makes positive contact with each RFI gasket spring on ALL edges.

NOTE
Do NOT replace the rear door on the H9642 CIPA cabinet at this time.

12. Replace all covers, doors, and panels on the VAX 8200/8300 system cabinets.

13. Turn the plastic switch-key located in switch S1 (the upper switch) on the control panel clockwise to the enabled position (the symbol ¶ ¶ if you have the international control panel), as shown in Figure 3-1.

14. Observe that the red status fault indicator located on the control panel is on, indicating that the CPU is performing its self-test routines.

If the CPU successfully passes its self-test, you will see the following display on the console terminal:

    #ABCDEFGHJKLMN#

    or

    #ABCDEFGHJK.MN#

If the CPU fails its self-test, consult the VAX 8200 Owner’s Manual or VAX 8300 Owner’s Manual.

15. Observe the successful completion of system-wide hardware initialization by verifying that the red status fault indicator is turned off, and that the terminal contains a hexadecimal and periods display.

If the red status fault indicator remains on, and one or more of the hexadecimal digits in the display has a minus sign before it, an adapter hardware self-test failure was detected. Consult the VAX 8200 Owner’s Manual or VAX 8300 Owner’s Manual.
VAX 8500/8550/8700/8800 Systems

Procedure:

1. Switch the main circuit breakers on all ac power controllers to their OFF positions.
2. Place the remote/local switch on all ac power controllers in the remote position.
3. Switch the main circuit breaker on all ac power controllers to their ON positions.
4. Place the power on/off switch of the PC380 console system in its ON position.
5. Observe that a DIGITAL logo is displayed on the console video terminal screen. This display indicates that the PC380 console system is performing its internal self-test routines.

NOTE
If the PC380 console system successfully passes its self-tests, you will observe the console prompt (>>>) on the screen. Otherwise, an image of the failure problem will be displayed. In the case of a failure, consult the PC380 Console User's Guide.

6. Apply power to the system by entering the POWER ON console command language (CCL) command. Use the PC380 console system keyboard as follows:

   >>> POWER ON

7. Verify the CIPA mounting box dc voltages by checking the LEDs on the top of the power supply. All LEDs should be lit (on).

8. Disconnect power to the system by entering the POWER OFF console command language (CCL) command. Use the PC380 console system keyboard as follows:

   >>> POWER OFF

9. Carefully lower the CIPA cardcage cover into the CIPA mounting box and secure it to the chassis.

10. Replace the top cover on the CIPA mounting box and slide the box back into the cabinet.

11. Replace the front door on the H9652 expander cabinet and check that the door makes positive contact with each RFI gasket spring on ALL edges.

   NOTE
   Do NOT replace the rear door on the H9652 expander cabinet at this time.

12. Replace all covers, doors, and panels on the system cabinetry.

13. Reapply power to the system by entering the POWER ON console command language (CCL) command. Use the PC380 console system keyboard as follows:

   >>> POWER ON
3.3 DIAGNOSTIC VERIFICATION
To determine if the CIBCl adapter hardware is functioning properly, eight level 3 diagnostic programs must be executed. These diagnostic programs, along with the their appropriate diagnostic supervisor program, are contained on separate RX50 floppy diskettes.

Six of the eight level 3 diagnostic programs are executed with the system operating in a stand-alone environment (not connected to a VAXcluster and not running under the VMS operating system). This is referred to as repair level testing.

Two of the eight level 3 diagnostic programs are then executed in order to test the functionality of the hardware. This is referred to as functional level testing. (See Tables 3-1 and 3-2.)

<table>
<thead>
<tr>
<th>Program Designation</th>
<th>Program Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVCKA</td>
<td>CIBCI repair level diagnostic 1</td>
</tr>
<tr>
<td>EVCKB</td>
<td>CIBCI repair level diagnostic 2</td>
</tr>
<tr>
<td>EVCKC</td>
<td>CIBCI repair level diagnostic 3</td>
</tr>
<tr>
<td>EVCKD</td>
<td>CIBCI repair level diagnostic 4</td>
</tr>
<tr>
<td>EVCKE</td>
<td>CIBCI repair level diagnostic 5</td>
</tr>
<tr>
<td>EVCKF</td>
<td>CIBCI repair level diagnostic 6</td>
</tr>
<tr>
<td>EVGAA</td>
<td>CI functional diagnostic 1</td>
</tr>
<tr>
<td>EVGAB</td>
<td>CI functional diagnostic 2</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Diagnostic Category</th>
<th>Diagnostic Program Level</th>
<th>Testing Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Repair</td>
<td>Level 3</td>
<td>Tests the detailed hardware operation of the CIBCI adapter.</td>
</tr>
<tr>
<td>Functional</td>
<td>Level 3</td>
<td>Tests the functional hardware of the CIBCI adapter.</td>
</tr>
<tr>
<td>Exerciser</td>
<td>Level 2R</td>
<td>Tests the communications between CI nodes. Detects a failing CI node. Verifies the repair of a failing CI node.</td>
</tr>
</tbody>
</table>
3.3.1 VAX 8200/8300 Systems

3.3.1.1 Preliminary Setup – Before running the diagnostics, make the following CI bus loopback connections on the CI bulkhead connector panel located at the back of the CIPA cabinet (see Figure 3-2).

Procedure:

1. Using one of the attenuator pads (P/N 12-19907-01) and two of the modularity cables (P/N 70-18530-00) supplied in the CIxxx control distribution (CD) kit (A2-W0865-10), connect transmit A (J22) to receive A (J24).

2. Perform the same connection for path B using the other attenuator and two modularity cables from the CIxxx control distribution (CD) kit, part number A2-W0865-10. Connect transmit B (J21) to receive B (J23).

NOTE
For more information on CI bus termination, refer to Appendix A.

![Diagram showing loopback connections](MKV85-1607)

Figure 3-2 Diagnostic Loopback Cable Connections

3.3.1.2 Loading the Diagnostic Supervisor Program –

Procedure:

1. Insert the RX50 diskette containing file EBSAA.EXE into the console RX50 disk drive unit 0.

2. Load the diagnostic supervisor program into physical memory by entering the following CCL command at the console terminal:

```plaintext
>>> B
XX
DIAGNOSTIC SUPERVISOR
```
3. Identify the CIBCI adapter and its node configuration parameters to the diagnostic supervisor program, as follows:

```plaintext
ds> attach cibci hub paa0 640
```

4. Select the CIBCI adapter as the unit under test, as follows:

```plaintext
ds> select paa0
```

5. Show the unit selected, as follows:

```plaintext
ds> show select
```

3.3.1.3 Repair Level Testing – A minimum of five (5) successful passes of each diagnostic program must be completed to satisfy acceptance testing requirements. Examples 3-1 through 3-6 provide trace printouts for diagnostics EVCKA through EVCKF, respectively.

**NOTE**
Help files are available under the diagnostic supervisor for all diagnostic programs including the supervisor program itself.

Procedure:

1. Remove the RX50 diskette from the console RX50 disk drive unit 0.

2. Insert the RX50 diskette containing files EVCKA.EXE through EVCKF.EXE into the console RX50 disk drive unit 0.

3. Load the EVCKA diagnostic program, as follows:

```plaintext
ds> load evcka (first repair level diagnostic)
```

4. Set the desired diagnostic supervisor control flags to enable printing of the number and title of each test before it is executed and to halt on a detected error. Set the flags as follows:

```plaintext
ds> set flags trace, halt
```

5. Start the diagnostic program, as follows:

```plaintext
ds> start/pass:5
```

6. Repeat steps 3 through 5 to load and execute the remaining repair level diagnostics (EVCKB through EVCKF).
DS> LOAD EVCKA
DS> SET FLAGS TRACE, HALT
DS> SET EVENT FLAGS 4
DS> START/PASS: 5

..Program: CIBCI - EVCKA Repair level, revision 1.0, 28 tests, at 00:24:40.75.
Testing: _PAA0

SET EVENT FLAG 4 FOR REV LEVEL OF BIIC IN TEST 3

Test 1: ERROR INTERRUPT CONTROL TEST
Test 2: DEVICE TYPE REGISTER TEST
Test 3: BC AND CIBCI SELF TEST
REVISION LEVEL OF BIIC CHIP ON CIBCI IS: 0

Test 4: CNFGR - L WRITE ACCESS TEST
Test 5: CNFGR - L READ ACCESS TEST
Test 6: R/W TEST OF DIAG BIT IN CNFGR
Test 7: CNFGR - L READ ACCESS TEST - AFTER DISABLING UCSREN IN BCICR
Test 8: CNFGR - L READ ACCESS TEST - AFTER DISABLING STS IN BCICR
Test 9: PORT DATA REGISTER - R/W TEST - SOURCE IS B1
Test 10: R/W TEST OF BUFFERED COMMAND ADDRESS REGISTER (BCAR)
Test 11: R/W TEST OF BCMR
Test 12: R/W TEST OF DMA REGISTER
Test 13: RECEIVED COMMAND DATA PATH TEST
Test 14: R/W TEST OF CNFGR, BCAR AND BCMR TAKEN ALTOGETHER
Test 15: SIZE OF TRANSFER TEST
Test 16: DMA FILE - R/W COUNTER TEST
Test 17: DMA FILE - COUNTER SEQUENCE TEST
Test 18: R/W TEST OF BCAR AND BCMR USING THE MASTER SEQUENCER
Test 19: BICA ADDRESS REGISTER TEST
Test 20: STOP TEST
Test 21: PORT DATA REGISTER - CIPA DATA PATH TEST
Test 22: WITH DIAG BIT CLEAR, R/W TEST OF BCAR
Test 23: WITH DIAG BIT CLEAR, R/W TEST OF DMA REGISTER
Test 24: CIPAPD REGISTER READ TEST (CIPA BUX READ TEST)
Test 25: L READ ACCESS TEST OF LS AFTER DISABLING UCSREN IN BCI CONTROL REG
Test 26: NUACK TEST FOR NODE ADDRESS 200
Test 27: L READ ACCESS TEST OF LS AFTER DISABLING STS IN THE BICS
Test 28: USER INTERRUPT CONTROL TEST

..End of run, 0 errors detected, pass count is 1,
time is 15-JUL-1985 00:24:52.74
DS>

Example 3-1 Trace Printout for Repair Diagnostic EVCKA
DS> LOAD EVCKB
DS> SET FLAGS TRACE, HALT
DS> START/PASS:5

..Program: CIBCI - EVCKB Repair level, revision 1.0, 27 tests, at 00:25:58.39.
Testing: _PAA0

Test 1:  BUSIB/IB IN DATA PATHS TEST
Test 2:  PMCSR ACCESS TEST
Test 3:  PMCSR - BIT READ/WRITE TEST
Test 4:  INITIALIZE TEST
Test 5:  MADR/BUS MD DATA PATHS TEST
Test 6:  LOCAL STORE DUAL ADDRESS TEST
Test 7:  LOCAL STORE READ/WRITE RAM TEST
Test 8:  LOCAL STORE DYNAMIC MEMORY TEST
Test 9:  INTERLOCKED READ/WRITE TEST
Test 10: VCDT - READ/WRITE RAM TEST
Test 11: VCDT DUAL ADDRESS TEST
Test 12: VCDT DYNAMIC MEMORY TEST
Test 13: CONTROL STORE - DUAL ADDRESS TEST
Test 14: CONTROL STORE - READ/WRITE RAM TEST
Test 15: CONTROL STORE RAM DYNAMIC MEMORY TEST
Test 16: CONTROL STORE ROM INSERTION TEST
Test 17: REGISTER DUAL ADDRESS TEST
Test 18: BUSIB SOURCE=LIT DEST=LS[LIT]
Test 19: BUSIB SOURCE EQUALS ALU
Test 20: BUSIB DESTINATION IS VCDT[LIT]
Test 21: BUSIB SOURCE EQUALS LS[LIT]
Test 22: BUSIB SOURCE EQUALS VCDT[LIT]
Test 23: BUSIB DESTINATION EQUALS LS[INDEX]
Test 24: INDEX REGISTER SA0/SA1 CHECK
Test 25: BUSIB SOURCE LS[INDEX]
Test 26: BUSIB DESTINATION EQUALS LS[XLATE]
Test 27: BUSIB SOURCE EQUALS LS[XLATE]

..End of run, 0 errors detected, pass count is 1, time is 15-JUL-1985 00:29:37.92

Example 3-2 Trace Printout for Repair Diagnostic EVCKB
DS> LOAD EVCKC
DS> SET FLAGS TRACE, HALT
DS> START/PASS:5

..Program: CIBCI - EVCKC Repair level, revision 1.0, 33 tests,
at 00:30:00.96.
Testing: PAA0

Test 1:  2911 SEQUENCER JUMP TEST
Test 2:  CONTROL STORE PARITY ERROR TEST
Test 3:  "2901" RAM DUAL ADDRESS TEST
Test 4:  "2901" RAM/Q STUCK BIT TEST
Test 5:  "2901" RAM/Q REGISTER SHIFT
Test 6:  "2901" ALU FUNCTION TEST
Test 7:  "2901" CONDITION CODE Z BRANCH TEST.
Test 8:  "2901" CONDITION CODE N BRANCH TEST.
Test 9:  "2901" CONDITION CODE V BRANCH TEST.
Test 10: "2901" CONDITION CODE C BRANCH TEST.
Test 11: 2911 SEQUENCER UPC+1 TEST
Test 12: 2911 SEQUENCER JSR TEST
Test 13: POP!! MICROSTCK
Test 14: BUS IB<00> BRANCH TEST
Test 15: BUS IB<08> BRANCH TEST
Test 16: BUS IB<12> BRANCH TEST
Test 17: BUS IB<15> BRANCH TEST
Test 18: BUS IB<20> BRANCH TEST
Test 19: BUS IB<21> BRANCH TEST
Test 20: BUS IB<24> BRANCH TEST
Test 21: BUS IB<31> BRANCH TEST
Test 22: BUS IB<10> <09> BRANCH TEST
Test 23: BUS IB<14> <13> BRANCH TEST
Test 24: BUS IB<26> <22> BRANCH TEST
Test 25: BUS IB<26> <25> BRANCH TEST
Test 26: BUS IB<19> <18> <17> <16> BRANCH TEST
Test 27: MAINTENANCE TIMER DISABLE BRANCH TEST
Test 28: TICK BRANCH TEST
Test 29: REGISTER WRITTEN BRANCH T1
Test 30: REGISTER WRITTEN BRANCH T2
Test 31: XBOR - PORT INITIATED WRITE TEST
Test 32: BICA CMMD ADDR REG - PORT INITIATED WRITE TEST
Test 33: BYTE MASK - PORT INITIATED WRITE TEST

..End of run, 0 errors detected, pass count is 1,
time is 15-JUL-1985 00:32:56.24

DS>

Example 3-3  Trace Printout for Repair Diagnostic EVCKC
DS> LOAD EVCKD
DS> SET FLAGS TRACE, HALT
DS> START/PASS:5

..Program: CIBCI - EVCKD Repair level, revision 1.0, 21 tests, at 00:33:15.20.
Testing: _PAA0

Test 1: EXTERNAL BUS LONGWORD WRITE TO MEMORY TEST
Test 2: LOCAL STORE PARITY ERROR TEST
Test 3: DYNAMIC LOCAL STORE MOVING INVERSIONS
Test 4: DYNAMIC VCDT MOVING INVERSIONS
Test 5: EXTERNAL BUS LONGWORD READ TO MEMORY TEST
Test 6: EXTERNAL BUS INTERLOCK READ TO MEMORY TEST
Test 7: EXTERNAL BUS INTERLOCK WRITE TO MEMORY TEST
Test 8: EXTERNAL BUS LONGWORD WRITE TO NXM TEST
Test 9: CORRECTABLE READ DATA TEST FOR VAX-11/750
TEST IGNORED FOR THIS PROCESSOR

Test 10: READ DATA SUBSTITUTE TEST FOR VAX-11/750
TEST IGNORED FOR THIS PROCESSOR

Test 11: READ DATA SUBSTITUTE TEST FOR VAX 8700
TEST IGNORED FOR THIS PROCESSOR

Test 12: CORRECTABLE READ DATA TEST FOR VAX 8200
Test 13: READ DATA SUBSTITUTE TEST FOR VAX 8200
Test 14: EXTERNAL BUS EXTENDED WRITES TEST
Test 15: EXTERNAL BUS EXTENDED READS TEST
Test 16: EXTERNAL BUS MASK REGISTER TEST
Test 17: INTERRUPT TEST
Test 18: MTE DURING INTERRUPT TEST
Test 19: CPIA BUS PARITY ERROR (CBPE) TEST
Test 20: SUSPEND AND EXECUTE TEST
Test 21: PACKET BUFFER UUT/IN REG LOOPBACK TEST

..End of run, 0 errors detected, pass count is 1,
time is 15-JUL-1985 00:34:43.62

Example 3-4 Trace Printout for Repair Diagnostic EVCKD
DS> LOAD EVCKE
DS> SET FLAGS TRACE, HALT
DS> START/PASS:5

..Program: CIBCI - EVCKE Repair level, revision 1.0, 13 tests,
at 00:34:59.99.
Testing: _PAA0

Test 1: PACKET BUFFER SELECT TEST
Test 2: OUTPUT PARITY ERROR TEST GENERATED BY PBIR
Test 3: TRANSMIT BUFFER "A" PATH/ADDR CHECK
Test 4: TRANSMIT BUFFER "B" PATH/ADDR CHECK
Test 5: RECEIVE BUFFER "A" PATH/ADDR CHECK
Test 6: RECEIVE BUFFER "B" PATH/ADDR CHECK
Test 7: TRANSMIT BUFFER "A" SA1/SAO
Test 8: TRANSMIT BUFFER "B" SA1/SAO
Test 9: RECEIVE BUFFER "A" SA1/SAO
Test 10: RECEIVE BUFFER "B" SA1/SAO
Test 11: FORCE RECEIVE BUFFER PARITY ERROR
Test 12: RECEIVE BUFFER "A" OVERFLOW TEST
Test 13: RECEIVE BUFFER "B" OVERFLOW TEST

..End of run, 0 errors detected, pass count is 1,
time is 15-JUL-1985 00:36:29.06
DS>

Example 3-5 Trace Printout for Repair Diagnostic EVCKE

DS> LOAD EVCKF
DS> SET FLAGS TRACE, HALT
DS> START/PASS:5

..Program: CIBCI - EVCKF Repair level, revision 1.0, 14 tests,
at 00:39:31.19.
Testing: _PAA0

Test 1: INTERNAL MAINTENANCE LOOP TEST
Test 2: INTERNAL MT LOOPBACK WHILE LOADING XMIT BUFFER TEST
Test 3: INTERNAL MT LOOP TEST WITH ONE RCV BUF AVAILABLE
Test 4: INTERNAL MT LOOP TEST WITH NO REV BUF'S AVAILABLE
Test 5: INTERNAL MAINT LP WITH SWAP NODE ADDRESS
Test 6: TRANSMIT BUFFER PARITY ERROR TEST
Test 7: ALTERNATING PACKET BUFFER UNLOAD TEST
Test 8: ARBITRATION TEST N+1+1
Test 9: EXTERNAL MAINT. LOOP PATH "A"
Test 10: EXTERNAL MAINT. LOOP PATH "B"
Test 11: EXT. MAINT. LOOP "RECEIVERS DISABLED"
Test 12: EXT. MAINT. LOOP "ABORTNG TRANSMISSION"
Test 13: "ACKNOWLEDGE TIMEOUT" TEST
Test 14: EXTERNAL BUS LONGWORD WRITE TO ITSELF (LOCAL STORE)

..End of run, 0 errors detected, pass count is 1,
time is 15-JUL-1985 00:40:26.82
DS>

Example 3-6 Trace Printout for Repair Diagnostic EVCKF

3-12
3.3.1.4 CI Bus Cable Testing – After successfully completing five passes of each of the six repair level diagnostics, remove the attenuator pads and modularity cables from the CI bulkhead connector panels (J21-J24) and perform the following steps:

Procedure:

1. Verify that this CIBCI port has a unique node address within the VAXcluster before connecting any cables.

2. Locate the set of four CI bus coaxial cables (BNCIA-xxx) and connect one end of each cable to the appropriate CI bulkhead connector panels.

   NOTE
   The coaxial CI bus cables may be connected or removed from the CI bulkhead connector panels without powering down either the system or the CIPA cabinet. DO NOT unroll or route the CI bus cables at this time.

3. Connect the two attenuator pads to the free ends of the coaxial CI bus cables. Be sure to connect transmit A to receive A, and transmit B to receive B.

4. Run five passes of the external loop section of the diagnostic program EVCKF to test the CI bus cables, as follows:

   DSH> RUN EVCKF/SECTION:EXTM_LOOP/PASS:5

3.3.1.5 Functional Level Testing – With the CI bus cables and attenuator pads providing signal loop-back, load and run the CI functional diagnostics EVGAA and EVGAB. A minimum of five passes of each diagnostic must be completed to satisfy acceptance testing requirements. Examples 3-7 and 3-8 show trace printouts for diagnostics EVGAA and EVGAB, respectively.

Procedure:

1. Ensure that the RX50 diskette containing files EVGAA.EXE and EVGAB.EXE is installed in the console RX50 disk drive unit 0.

2. Load the EVGAA diagnostic program, as follows:

   DSH> LOAD EVGAA (first functional diagnostic)

3. Set event flags 1 and 2 to reload the CI microcode and output the port queue entries. This is always required after running the repair level diagnostics. Set the event flags as follows:

   DSH> SET EVENT FLAG 1, 2

4. Set the desired diagnostic supervisor control flags to enable printing of the number and title of each test before it is executed and to halt on a detected error, as follows:

   DSH> SET FLAGS TRACE, HALT
DS> LOAD EVGAA
DS> SET EVENT FLAGS 1, 2
DS> SET FLAGS TRACE, HALT
DS> START/PASS:5

..Program: EVGAA - CI FUNCTIONAL PART I, revision 2.5, 17 tests,
at 00:48:21.95.
Testing: _PAA0

EVENT FLAG 1:
DIAGNOSTIC WILL LOAD CI RAM UCODE
FROM THE DEFAULT LOAD PATH.

EVENT FLAG 2:
OUTPUT THE PORT QUEUE ENTRIES.

EVENT FLAG 3:
INVOKES THE REQUEST ID LOOP FUNCTION.

ROM REVISION = 3  WCS REVISION = 4

Test 1:  CLUSTER CONFIGURATION

<table>
<thead>
<tr>
<th>NODE #</th>
<th>DEVICE TYPE</th>
<th>ROM/WCS REV.</th>
<th>PORT FUNCTIONALITY</th>
<th>PATH TYPE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>CI7X0</td>
<td>3 4</td>
<td>FFFFFFF00(X)</td>
<td>DUAL PATH</td>
</tr>
</tbody>
</table>

NOTE:
YOU CANNOT DIFFERENTIATE BETWEEN A CI780 AND CI750 REMOTELY.

Test 2:  SETCKT TEST WITH VARIOUS MASKS AND M_VALUES
Test 3:  SETCKT TEST FOR EACH VALID PORT
Test 4:  SETCKT TEST FOR MVALID PORT
Test 5:  REQID TEST
Test 6:  REQID TEST WITH 6 PACKETS ON DGFW
Test 7:  DATAGRAM DISCARD TEST
Test 8:  RESPONSE QUEUE AVAILABLE INTERRUPT TEST
Test 9:  SEND DATAGRAM -SNDDG- TEST
Test 10: SNDMSG TEST WITH NOVIRTUAL CIRCUIT TEST
Test 11: SEND MESSAGE TEST, CROSSING PAGE BOUNDARY
Test 12: MESSAGE LENGTH TEST
Test 13: PACKET SIZE VIOLATION TEST
Test 14: SEND LOOPBACK -SNDBL- TEST
Test 15: SNDLB TEST, FULL BUFFER PATH A
Test 16: SNDLB TEST, FULL BUFFER PATH B
Test 17: SNDLB TEST, BOTH PATHS

..End of run, 0 errors detected, pass count is 1,
time is 15-JUL-1985 00:50:40.36

DS>
6. Start the EVGAA diagnostic program, as follows:

   DS> START/PASS:5

7. After five successful passes, remove the console floppy diskette, insert the diagnostic floppy diskette, clear event flags 1 and 2, and then load and run the EVGAB diagnostic program (second functional diagnostic) for five successful passes.

8. Turn off the electrical power to the system by placing the VAX 8200 control panel keylock switch (upper switch) in the OFF position.

   DS> LOAD EVGAB
   DS> CLEAR EVENT FLAG 1, 2
   DS> SET FLAGS TRACE, HALT
   DS> START/PASS:5

   Program: EVGAB - CI FUNCTIONAL PART II, revision 2.5, 12 tests,
   at 00:50:54.31.
   Testing: PAA0

   ROM REVISION = 3   WCS REVISION = 4

   Test 1: SEND DATA TEST, WITH OFFSET COMBINATIONS
   Test 2: REQUEST DATA TEST, WITH OFFSET COMBINATIONS
   Test 3: INVALIDATE TRANSLATION CACHE TEST
   Test 4: SNDMDAT TEST, ENABLED/MAINTENANCE STATE
   Test 5: SNDMDAT TEST, ENABLED STATE
   Test 6: REQMDAT TEST, ENABLED/MAINT STATE
   Test 7: REQMDAT TEST, ENABLED STATE
   Test 8: SEND RESET TEST IN ENABLED STATE
   Test 9: QUEUE CONTENTION TEST
   Test 10: BUFFER READ ACCESS TEST
   Test 11: BUFFER WRITE ACCESS TEST
   Test 12: WRITE TO GLOBAL BUFFER TEST

   End of run, 0 errors detected, pass count is 1,
   time is 15-JUL-1985 00:52:29.92

Example 3-8  Trace Printout for Functional Diagnostic EVGAB

9. Replace the rear door on the CIPA cabinet and check that the door makes positive contact with each RFI gasket spring on all edges.

10. Disconnect the attenuator pads from the ends of the CI bus cables in preparation for routing and connecting the cables to the star coupler.

   NOTE

For information on connecting the coaxial CI bus cables to the star coupler, refer to the SC004 or SC008 Star Coupler User's Guide.
3.3.2 VAX 8500/8550/8700/8800 Systems

3.3.2.1 Preliminary Setup – Before running the diagnostics, make the following CI bus loopback connections on the CI bulkhead connector panel located at the back of the system cabinet (see Figure 3-3).

Procedure:

1. Using one of the attenuator pads (P/N 12-19907-01) and two of the modularity cables (P/N 70-18530-00) supplied in the CIxxx control distribution (CD) kit (P/N A2-W0865-10), connect transmit A (J22) to receive A (J24).

2. Perform the same connection for path B using the other attenuator and two modularity cables from the generic CIxxx control distribution (CD) kit, part number A2-W0865-10. Connect transmit B (J21) to receive B (J23).

![Diagram of loopback connections]

Figure 3-3 Diagnostic Loopback Cable Connections

NOTE
For more information on CI bus termination, refer to Appendix A.
3.3.2.2 Loading the Diagnostic Supervisor Program –

Procedure:

1. Insert the RX50 diskette containing file EZSAA.EXE into the PC380 console system’s RX50 disk drive unit 0.

2. Load the diagnostic supervisor program resident on the PC380 console system disk into physical memory by entering the following CCL command. Use the PC380 console system keyboard as follows:

   >>> DIAB00
   %%
   DIAGNOSTIC SUPERVISORP.1e1a;DS>

3. Attach the CPU to its memory and NBI adapters, as follows:

   DS> ATTACH KAAAA HUB KA0 YES
   DS> ATTACH KAAAA HUB KA1 NO
   DS> ATTACH MSAAA HUB MS0
   DS> ATTACH NBIA HUB NBIA0 0
   DS> ATTACH NBIB NBIA0 NBIB0 0 0
   DS> ATTACH NBIB NBIA0 NBIB1 1 0
   DS> ATTACH NBIA HUB NBIA1 1
   DS> ATTACH NBIB NBIA1 NBIB0 0 0
   DS> ATTACH NBIB NBIA1 NBIB1 1 0

4. Identify the CIBCI adapter and its node configuration parameters to the diagnostic supervisor program, as follows:

   DS> ATTACH CIBCI NBIB0 PAA0 6 4 0

5. Select the CIBCI adapter as the unit under test, as follows:

   DS> SELECT PAA0

6. Show the unit selected, as follows:

   DS> SHOW SELECT

3.3.2.3 Repair Level Testing – Use the following procedure to load and run the repair level diagnostics in sequence from 1 to 6. A minimum of five (5) successful passes of each diagnostic program must be completed to satisfy acceptance testing requirements. Examples 3-9 through 3-14 provide trace printouts for diagnostics EVCKA through EVCKF, respectively.

NOTE
HELP files are available under the diagnostic supervisor for all of the diagnostic programs.
Procedure:

1. Remove the RX50 diskette from the PC380 console system's RX50 disk drive unit 0.

2. Insert the RX50 diskette containing files EVCKA.EXE through EVCKF.EXE into the PC380 console system's RX50 disk drive unit 0.

3. Load the EVCKA diagnostic program, as follows:

   \[ \text{DS} \xrightarrow{\text{LOAD EVCKA (first repair level diagnostic)}} \]

\[
\text{DS> LOAD EVCKA} \\
\text{DS> SET FLAGS TRACE, HALT} \\
\text{DS> SET EVENT FLAG 4} \\
\text{DS> START/PASS:5} \\
\]

.. Program: CIBCI - EVCKA Repair level, revision 1.0, 28 tests, 
at 00:24:40.75. 
Testing: _PA00

\[ \text{SET EVENT FLAG 4 FOR REV LEVEL OF BIIC IN TEST 3} \]

Test 1: ERROR INTERRUPT CONTROL TEST
Test 2: DEVICE TYPE REGISTER TEST
Test 3: BC AND CIBCI SELF TEST

Revisión Level of BIIC Chip on CIBCI is: 0

Test 4: CNFGR - L WRITE ACCESS TEST
Test 5: CNFGR - L READ ACCESS TEST
Test 6: R/W TEST OF DIAG BIT IN CNFGR
Test 7: CNFGR - L READ ACCESS TEST - AFTER DISABLING UCSREN IN BCI CR
Test 8: CNFGR - L READ ACCESS TEST - AFTER DISABLING STS IN BCI CR
Test 9: PORT DATA REGISTER - R/W TEST - SOURCE IS B1
Test 10: R/W TEST OF BUFFERED COMMAND ADDRESS REGISTER (BCAR)
Test 11: R/W TEST OF BCMR
Test 12: R/W TEST OF DMA REGISTER
Test 13: RECEIVED COMMAND DATA PATH TEST
Test 14: R/W TEST OF CNFGR, BCAR AND BCMR TAKEN ALTOGETHER
Test 15: SIZE OF TRANSFER TEST
Test 16: DMA FILE - R/W COUNTER TEST
Test 17: DMA FILE - COUNTER SEQUENCE TEST
Test 18: R/W TEST OF BCAR AND BCMR USING THE MASTER SEQUENCER
Test 19: BICA ADDRESS REGISTER TEST
Test 20: STOP TEST
Test 21: PORT DATA REGISTER - CIPA DATA PATH TEST
Test 22: WITH DIAG BIT CLEAR, R/W TEST OF BCAR
Test 23: WITH DIAG BIT CLEAR, R/W TEST OF DMA REGISTER
Test 24: CIPAPD REGISTER READ TEST (CIPA BUX READ TEST)
Test 25: L READ ACCESS TEST OF LS AFTER DISABLING UCSREN IN BCI CONTROL REG
Test 26: N UACK TEST FOR NODE ADDRESS 200
Test 27: L READ ACCESS TEST OF LS AFTER DISABLING STS IN THE BICSR
Test 28: USER INTERRUPT CONTROL TEST

.. End of run, 0 errors detected, pass count is 1,
time is 15-Jul-1985 00:24:52.74

Example 3-9 Trace Printout for Repair Diagnostic EVCKA

3-18
4. Set the desired diagnostic supervisor control flags to enable printing of the number and title of each test before it is executed and to halt on a detected error, as follows:

\texttt{DS> SET FLAGS TRACE, HALT}
\texttt{DS> SET EVENT FLAG 4}

5. Start the diagnostic program, as follows:

\texttt{DS> START/PASS:5}

6. Repeat steps 3 through 5 to load and execute the remaining repair level diagnostics (EVCKB through EVCKF).

\texttt{DS> LOAD EVCKB}
\texttt{DS> SET FLAGS TRACE, HALT}
\texttt{DS> START/PASS:5}

..Program: C1BCI - EVCKB Repair level, revision 1.0, 27 tests, at 00:25:58.39.
Testing: ...PAA0

Test 1: BUSIB/IB IN DATA PATHS TEST
Test 2: PMCSR ACCESS TEST
Test 3: PMCSR - BIT READ/WRITE TEST
Test 4: INITIALIZE TEST
Test 5: MADR/BS MD DATA PATHS TEST
Test 6: LOCAL STORE DUAL ADDRESS TEST
Test 7: LOCAL STORE READ/WRITE RAM TEST
Test 8: LOCAL STORE DYNAMIC MEMORY TEST
Test 9: INTERLOCKED READ/WRITE TEST
Test 10: VCDT - READ/WRITE RAM TEST
Test 11: VCDT DUAL ADDRESS TEST
Test 12: VCDT DYNAMIC MEMORY TEST
Test 13: CONTROL STORE - DUAL ADDRESS TEST
Test 14: CONTROL STORE - READ/WRITE RAM TEST
Test 15: CONTROL STORE RAM DYNAMIC MEMORY TEST
Test 16: CONTROL STORE ROM INSERTION TEST
Test 17: REGISTER DUAL ADDRESS TEST
Test 18: BUSIB SOURCE=LIT DEST=LS[LIT]
Test 19: BUSIB SOURCE EQUALS ALU
Test 20: BUSIB DESTINATION IS VCDT[LIT]
Test 21: BUSIB SOURCE EQUALS LS[LIT]
Test 22: BUSIB SOURCE EQUALS VCDT[LIT]
Test 23: BUSIB DESTINATION EQUALS LS[INDEX]
Test 24: INDEX REGISTER SA0/SA1 CHECK
Test 25: BUSIB SOURCE LS[INDEX]
Test 26: BUSIB DESTINATION EQUALS LS[XLATE]
Test 27: BUSIB SOURCE EQUALS LS[XLATE]

..End of run, 0 errors detected, pass count is 1,
time is 15-JUL-1985 00:29:37.92

\texttt{DS>}

Example 3-10 Trace Printout for Repair Diagnostic EVCKB
DS> LOAD EVCKC
DS> SET FLAGS TRACE, HALT
DS> START/PASS:5

..Program: CIBCI - EVCKC Repair level, revision 1.0, 33 tests,
at 00:30:00.96.
Testing: _PAA0

Test 1: 2911 SEQUENCER JUMP TEST
Test 2: CONTROL STORE PARITY ERROR TEST
Test 3: "2901" RAM DUAL ADDRESS TEST
Test 4: "2901" RAM/Q STUCK BIT TEST
Test 5: "2901" RAM/Q REGISTER SHIFT
Test 6: "2901" ALU FUNCTION TEST
Test 7: "2901" CONDITION CODE Z BRANCH TEST.
Test 8: "2901" CONDITION CODE N BRANCH TEST.
Test 9: "2901" CONDITION CODE V BRANCH TEST.
Test 10: "2901" CONDITION CODE C BRANCH TEST.
Test 11: 2911 SEQUENCER UPC+1 TEST
Test 12: 2911 SEQUENCER JSR TEST
Test 13: POP!! MICROSTCK
Test 14: BUS IB<00> BRANCH TEST
Test 15: BUS IB<08> BRANCH TEST
Test 16: BUS IB<12> BRANCH TEST
Test 17: BUS IB<15> BRANCH TEST
Test 18: BUS IB<20> BRANCH TEST
Test 19: BUS IB<21> BRANCH TEST
Test 20: BUS IB<24> BRANCH TEST
Test 21: BUS IB<31> BRANCH TEST
Test 22: BUS IB<10> <09> BRANCH TEST
Test 23: BUS IB<14> <13> BRANCH TEST
Test 24: BUS IB<26> <22> BRANCH TEST
Test 25: BUS IB<26> <25> BRANCH TEST
Test 26: BUS IB<19> <18> <17> <16> BRANCH TEST
Test 27: MAINTENANCE TIMER DISABLE BRANCH TEST
Test 28: TICK BRANCH TEST
Test 29: REGISTER WRITTEN BRANCH T1
Test 30: REGISTER WRITTEN BRANCH T2
Test 31: XBOR - PORT INITIATED WRITE TEST
Test 32: BICA CMD ADDR REG - PORT INITIATED WRITE TEST
Test 33: BYTE MASK - PORT INITIATED WRITE TEST

..End of run, 0 errors detected, pass count is 1,
time is 15-JUL-1985 00:32:56.24

DS>

Example 3-11 Trace Printout for Repair Diagnostic EVCKC
Program: CIBCI - EVCKD Repair level, revision 1.0, 21 tests,
at 00:33:15.20.
Testing: _PAA0

Test 1: EXTERNAL BUS LONGWORD WRITE TO MEMORY TEST
Test 2: LOCAL STORE PARITY ERROR TEST
Test 3: DYNAMIC LOCAL STORE MOVING INVERSIONS
Test 4: DYNAMIC VCDT MOVING INVERSIONS
Test 5: EXTERNAL BUS LONGWORD READ TO MEMORY TEST
Test 6: EXTERNAL BUS INTERLOCK READ TO MEMORY TEST
Test 7: EXTERNAL BUS INTERLOCK WRITE TO MEMORY TEST
Test 8: EXTERNAL BUS LONGWORD WRITE TO NXM TEST
Test 9: CORRECTABLE READ DATA TEST FOR VAX-11/750
TEST IGNORED FOR THIS PROCESSOR

Test 10: READ DATA SUBSTITUTE TEST FOR VAX-11/750
TEST IGNORED FOR THIS PROCESSOR

Test 11: READ DATA SUBSTITUTE TEST FOR VAX 8700
Test 12: CORRECTABLE READ DATA TEST FOR VAX 8200
TEST IGNORED FOR THIS PROCESSOR

Test 11: READ DATA SUBSTITUTE TEST FOR VAX 8200
TEST IGNORED FOR THIS PROCESSOR

Test 14: EXTERNAL BUS EXTENDED WRITES TEST
Test 15: EXTERNAL BUS EXTENDED READS TEST
Test 16: EXTERNAL BUS MASK REGISTER TEST
Test 17: INTERRUPT TEST
Test 18: MTE DURING INTERRUPT TEST
Test 19: CIPA BUS PARITY ERROR (CBPE) TEST
Test 20: SUSPEND AND EXECUTE TEST
Test 21: PACKET BUFFER UUT/IN REG LOOPBACK TEST

..End of run, 0 errors detected, pass count is 1,
time is 15-JUL-1985 00:34:43.62

Example 3-12 Trace Printout for Repair Diagnostic EVCKD
DS> LOAD EVCKE
DS> SET FLAGS TRACE, HALT
DS> START/PASS:5

..Program: CIBC - EVCKE Repair level, revision 1.0, 13 tests,
at 00:34:59.99.
Testing: _PAA0

Test 1:  PACKET BUFFER SELECT TEST
Test 2:  OUTPUT PARITY ERROR TEST GENERATED BY PBIR
Test 3:  TRANSMIT BUFFER "A" PATH/ADDR CHECK
Test 4:  TRANSMIT BUFFER "B" PATH/ADDR CHECK
Test 5:  RECEIVE BUFFER "A" PATH/ADDR CHECK
Test 6:  RECEIVE BUFFER "B" PATH/ADDR CHECK
Test 7:  TRANSMIT BUFFER "A" SA1/SA0
Test 8:  TRANSMIT BUFFER "B" SA1/SA0
Test 9:  RECEIVE BUFFER "A" SA1/SA0
Test 10: RECEIVE BUFFER "B" SA1/SA0
Test 11: FORCE RECEIVE BUFFER PARITY ERROR
Test 12: RECEIVE BUFFER "A" OVERFLOW TEST
Test 13: RECEIVE BUFFER "B" OVERFLOW TEST

..End of run, 0 errors detected, pass count is 1,
time is 15-JUL-1985 00:36:29.06

Example 3-13 Trace Printout for Repair Diagnostic EVCKE

DS> LOAD EVCKF
DS> SET FLAGS TRACE, HALT
DS> START/PASS:5

..Program: CIBC - EVCKF Repair level, revision 1.0, 14 tests,
at 00:39:31.19.
Testing: _PAA0

Test 1:  INTERNAL MAINTENANCE LOOP TEST
Test 2:  INTERNAL MT LOOPBACK WHILE LOADING XMIT BUFFER TEST
Test 3:  INTERNAL MT LOOP TEST WITH ONE RCV BUF AVAILABLE
Test 4:  INTERNAL MT LOOP TEST WITH NO REV BUF'S AVAILABLE
Test 5:  INTERNAL MAINT LP WITH SWAP NODE ADDRESS
Test 6:  TRANSMIT BUFFER PARITY ERROR TEST
Test 7:  ALTERNATING PACKET BUFFER UNLOAD TEST
Test 8:  ARBITRATION TEST N+I+1
Test 9:  EXTERNAL MAINT. LOOP PATH "A"
Test 10: EXTERNAL MAINT. LOOP PATH "B"
Test 11: EXT. MAINT. LOOP "RECEIVERS DISABLED"
Test 12: EXT. MAINT. LOOP "ABORTNG TRANSMISSION"
Test 13: "ACKNOWLEDGE TIMEOUT" TEST
Test 14: EXTERNAL BUS LONGWORD WRITE TO ITSELF (LOCAL STORE)

..End of run, 0 errors detected, pass count is 1,
time is 15-JUL-1985 00:40:26.82

Example 3-14 Trace Printout for Repair Diagnostic EVCKF
3.3.2.4 CI Bus Cable Testing – After successfully completing five (5) passes of each of the six repair level diagnostics, remove the attenuator pads and modularity cables from the CI bulkhead connector panels (J21-J24) and perform the following steps.

Procedure:

1. Verify that this CIBCI port has a unique node address within the VAXcluster before connecting any cables.

2. Locate the set of four CI bus coaxial cables (BNCIA-XX) and connect one end of each cable to the appropriate CI bulkhead connector panel.

   **NOTE**
   The coaxial CI bus cables may be connected or removed from the CI bulkhead connector panels without powering down either the system or the CIPA cabinet. DO NOT unroll or route the CI bus cables at this time.

3. Connect the two attenuator pads to the free ends of the coaxial CI bus cables. Be sure to connect transmit A to receive A, and transmit B to receive B.

4. Run five passes of the external loop section of diagnostic program EVCKF to test the CI bus cables, as follows:

   DS> RUN EVCKF/SECTION:EXTM_LOOP/PASS:5

3.3.2.5 Functional Level Testing – With the CI bus cables and attenuator pads providing signal loopback, load and run the CI functional diagnostics EVGAA and EVGAB. A minimum of five passes of each diagnostic must be completed to satisfy acceptance testing requirements. Examples 3-15 and 3-16 show trace printouts for diagnostics EVGAA and EVGAB, respectively.

Procedure:

1. Insert the RX50 diskette containing EVGAA.EXE and EVGAB.EXE into the PC380 console system’s RX50 disk drive unit 0.

2. Load the EVGAA diagnostic program, as follows:

   DS> LOAD EVGAA (first functional diagnostic)

3. Set event flags 1 and 2 to reload the CI microcode and output the port queue entries. This is always required after running the repair level diagnostics. Set the flags as follows:

   DS> SET EVENT FLAGS 1, 2

4. Remove the diagnostic floppy diskette and insert the console floppy diskette that contains the CI780.BIN file.

5. Set the desired diagnostic supervisor control flags to enable printing of the number and title of each test before it is executed and to halt on a detected error. Set the flags as follows:

   DS> SET FLAGS TRACE, HALT

3-23
6. Start the EVGAA diagnostic program, as follows:

   DS> START/PASS: 5

7. After five successful passes, remove the console floppy diskette, insert the diagnostic floppy diskette, clear event flags 1 and 2, and then load and run the EVGAB diagnostic program (second functional diagnostic) for five successful passes.

8. Disconnect power to the system by entering the POWER OFF console command language (CCL) command using the PC380 console system keyboard, as follows:

   >>> POWER OFF

9. Replace the rear door on the CIPA cabinet and check that the door makes positive contact with each RFI gasket spring on ALL edges.

10. Disconnect the attenuator pads from the ends of the CI bus cables in preparation for routing and connecting the cables to the star coupler.

    **NOTE**
    For information on connecting the coaxial CI bus cables to the star coupler, refer to the *SC004 or SC008 Star Coupler User's Guide.*
DS> LOAD EVGAA
DS> SET EVENT FLAGS 1, 2
DS> SET FLAGS TRACE, HALT
DS> START/PASS:5

Program: EVGAA - CI FUNCTIONAL PART I, revision 2.5, 17 tests,
at 00:48:21.95.
Testing: _PAA0

EVENT FLAG 1:
DIAGNOSTIC WILL LOAD CI RAM UCODE
FROM THE DEFAULT LOAD PATH.

EVENT FLAG 2:
OUTPUT THE PORT QUEUE ENTRIES.

EVENT FLAG 3:
INVOKES THE REQUEST ID LOOP FUNCTION.

ROM REVISION = 3  WCS REVISION = 4

Test 1:  CLUSTER CONFIGURATION

<table>
<thead>
<tr>
<th>NODE #</th>
<th>DEVICE TYPE</th>
<th>ROM/WCS REV.</th>
<th>PORT FUNCTIONALITY</th>
<th>PATH TYPE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>C17X0</td>
<td>3 4</td>
<td>FFFFFFF00(X)</td>
<td>DUAL PATH</td>
</tr>
</tbody>
</table>

Note:
YOU CANNOT DIFFERENTIATE BETWEEN A CI780 AND CI750 REMOTELY.

Test 2: SETCKT TEST WITH VARIOUS MASKS AND M_VALUES
Test 3: SETCKT TEST FOR EACH VALID PORT
Test 4: SETCKT TEST FOR NVALID PORT
Test 5: REQID TEST
Test 6: REQID TEST WITH 6 PACKETS ON DGFQ
Test 7: DATAGRAM DISCARD TEST
Test 8: RESPONSE QUEUE AVAILABLE INTERRUPT TEST
Test 9: SEND DATAGRAM -SNDDG- TEST
Test 10: SNDMSG TEST WITH NOVIRTUAL CIRCUIT TEST
Test 11: SEND MESSAGE TEST, CROSSING PAGE BOUNDARY
Test 12: MESSAGE LENGTH TEST
Test 13: PACKET SIZE VIOLATION TEST
Test 14: SEND LOOPBACK -SNDLB- TEST
Test 15: SNDLB TEST, FULL BUFFER PATH A
Test 16: SNDLB TEST, FULL BUFFER PATH B
Test 17: SNDLB TEST, BOTH PATHS

End of run, 0 errors detected, pass count is 1,
time is 15-JUL-1985 00:50:40.36

Example 3-15  Trace Printout for Functional Diagnostic EVGAA

3-25
DS> LOAD EVGAB
DS> CLEAR EVENT FLAG 1, 2
DS> SET FLAGS TRACE, HALT
DS> START/PASS:5

..Program: EVGAB - CI FUNCTIONAL PART II, revision 2.5, 12 tests,
at 00:50:54.31.
Testing: _PAA0

ROM REVISION = 3             WCS REVISION = 4

Test 1: SEND DATA TEST, WITH OFFSET COMBINATIONS
Test 2: REQUEST DATA TEST, WITH OFFSET COMBINATIONS
Test 3: INVALIDATE TRANSLATION CACHE TEST
Test 4: SNDMDAT TEST, ENABLED/MAINTENANCE STATE
Test 5: SNDMDAT TEST, ENABLED STATE
Test 6: REQMDAT TEST, ENABLED/MAINT STATE
Test 7: REQMDAT TEST, ENABLED STATE
Test 8: SEND RESET TEST IN ENABLED STATE
Test 9: QUEUE CONTENTION TEST
Test 10: BUFFER READ ACCESS TEST
Test 11: BUFFER WRITE ACCESS TEST
Test 12: WRITE TO GLOBAL BUFFER TEST

..End of run, 0 errors detected, pass count is 1,
time is 15-JUL-1985 00:52:29.92

Example 3-16 Trace Printout for Functional Diagnostic EVGAB

3-26
3.4 MAINTENANCE VERIFICATION
A number of software system tools are required in order to facilitate VAXcluster maintenance. These software tools allow isolation of a potential failure to an individual node or option within a VAXcluster system. Refer to Table 3-3.

<table>
<thead>
<tr>
<th>Tool</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CI Exerciser</td>
<td>A Level 2R multipurpose exerciser that provides local CI interface functional testing as well as a means to determine the ability of VAXcluster nodes to reliably communicate using the CI bus.</td>
</tr>
<tr>
<td>VAXsim Utility</td>
<td>A VAX system integrity monitor utility program monitors and filters errors as they are logged by the VMS operating system. It provides the user with a warning mechanism that quickly identifies an option that is either failed or has degraded operationally.</td>
</tr>
<tr>
<td>Show Cluster Utility</td>
<td>Allows the display of a large variety of information relevant to the configuration and operation of the VAXcluster of which the host system is a member.</td>
</tr>
<tr>
<td>Set Host/HSC</td>
<td>Allows a user on a host VMS system to effectively become an HSC50 terminal. The user may then issue any standard HSC50 commands and view or control the HSC50 from a terminal connected directly to one of the HSC50 terminal ports.</td>
</tr>
</tbody>
</table>

1 For more information, consult the VAX System Integrity Monitor Manual.
2 For more information, consult the VAX/VMS SHOW Cluster Utility Manual.
3 For more information, consult the VAX/VMS DCL Dictionary under Set Host/HSC.
CHAPTER 4
REGISTER SUMMARY

This section presents the interface conventions which allow programmer access to the CIBCI adapter functions. Access to the CIBCI adapter functions is gained via addressable hardware and software registers that are used to control and monitor the operation within the CIBCI adapter itself. Entry to these registers is accomplished through the VAXBI address space area. The addressable hardware and software registers and their bit map format are discussed in Section 4.3.

4.1 VAXBI ADDRESS SPACE
The physical address on the VAXBI is 30 bits long, thereby providing a VAXBI physical address space of one gigabyte. A programmer accesses this physical address space whenever making reference to a CIBCI adapter’s hardware or software register.

The VAXBI physical address space consists of two parts: memory space and I/O space. Selection of memory space and I/O space is determined by address bit 29 of a read or write VAXBI bus transaction. The first 512 megabytes (addresses 0000 0000 through 1FFF FFFF hexadecimal) are physical memory space addresses. The last 512 megabytes of the VAXBI physical address space (addresses 2000 0000 through 3FFF FFFF hexadecimal) are I/O space addresses. Figure 4-1 illustrates the physical partitioning of the VAXBI physical address space.

4.1.1 VAXBI I/O Address Space
As shown in Figure 4-2, the 512 megabyte VAXBI I/O address space is organized into several categories: map window, multi-broadcast space, and node space. Only the VAXBI node space is used by the CIBCI adapter.

The VAXBI node space (Figure 4-3) is organized into sixteen 8 kilobyte address blocks. The CIBCI adapter hardware is assigned to one of these address blocks. This address block is referred to as the CIBCI adapter node. It is accessed whenever a CIBCI adapter’s hardware or software register is referenced.

4.2 CIBCI ADAPTER NODE

4.2.1 Addressing
The address area of the CIBCI adapter node is calculated by taking a base address representing the VAXBI I/O address space (2000 0000 hexadecimal) and adding 8K times the node ID, plus the offset address of the device register. For simplicity, this calculated address is represented by bb+ whenever a reference is made to any of the forthcoming register bit maps. Figure 4-4 illustrates the format structure of a 30-bit I/O address. Table 4-1 lists the starting addresses of the 16 VAXBI node spaces.
DURING THE C/A CYCLE ON VAXBI D<31:00>:

![Diagram of address space]

- Length
- 30-bit address
- Byte 29:28
- Byte 0 = MEMORY SPACE
- Byte 1 = I/O SPACE
- 512M BYTES
- 1 GIGABYTE ADDRESS SPACE

Figure 4-1 VAXBI Physical Address Space

| RESERVES |
| MAP WINDOW |
| NODE PRIVATE |
| MULTI-BROADCAST SPACE |
| VAXBI NODE SPACE |

Figure 4-2 VAXBI Physical I/O Address Space
DURING THE C/A CYCLE ON VAXBI D<$31:00>$:

Figure 4-3  VAXBI Node Space

Figure 4-4  30-Bit I/O Address Bit Map
### Table 4-1 Node Space Address Assignments

<table>
<thead>
<tr>
<th>Node ID</th>
<th>bb Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>2000 0000</td>
</tr>
<tr>
<td>1</td>
<td>2000 2000</td>
</tr>
<tr>
<td>2</td>
<td>2000 4000</td>
</tr>
<tr>
<td>3</td>
<td>2000 6000</td>
</tr>
<tr>
<td>4</td>
<td>2000 8000</td>
</tr>
<tr>
<td>5</td>
<td>2000 A000</td>
</tr>
<tr>
<td>6</td>
<td>2000 C000</td>
</tr>
<tr>
<td>7</td>
<td>2000 E000</td>
</tr>
<tr>
<td>8</td>
<td>2001 0000</td>
</tr>
<tr>
<td>9</td>
<td>2001 2000</td>
</tr>
<tr>
<td>A</td>
<td>2001 4000</td>
</tr>
<tr>
<td>B</td>
<td>2001 6000</td>
</tr>
<tr>
<td>C</td>
<td>2001 8000</td>
</tr>
<tr>
<td>D</td>
<td>2001 A000</td>
</tr>
<tr>
<td>E</td>
<td>2001 C000</td>
</tr>
<tr>
<td>F</td>
<td>2001 E000</td>
</tr>
</tbody>
</table>

**NOTE:**
Offset address range 00000 to 1FFFF hexadecimal.

---

### 4.2.2 Partitioning

As shown in Figure 4-5, the CIBCI node space is divided into two segments: VAXBI CSR space and user CSR space. The VAXBI CSR space occupies the first 256 byte locations and is used by the VAXBI protocol and VAXBI control logic of the CIBCI adapter hardware. The user CSR space occupies the remaining locations of the address block. Only a portion of these addresses are used by the CIBCI adapter. Reading or writing to an unused register address produces unpredictable results.

![Figure 4-5 CIBCI Address Node Space](MKV85-2653)
4.2.3 Registers
As shown in Figure 4-6, the first 256 bytes of the CIBCI node space are reserved for the VAXBI CSR registers. VAXBI required registers and specific device registers fall into the category of VAXBI CSR registers. The VAXBI required registers are used by all VAXBI nodes including the CI. The specific device registers are special purpose VAXBI registers used to control the VAXBI device window area, and VAXBI data transfer control and interrupt control. The remaining addresses of the CIBCI node space are reserved for user CSR registers. The adapter registers fall into the category of user CSR registers and are used for initializing and controlling the CIBCI adapter hardware. All of these registers are accessed using longword addresses. (See Figure 4-7.)

NOTE
The CIBCI adapter hardware only issues longword or quadword VAXBI bus transactions. It does NOT respond to byte, word, or quadword VAXBI bus transactions.

Figure 4-6 CIBCI Adapter Register Address Space
4.3 VAXBI REQUIRED REGISTERS
Figure 4-8 presents a more detailed diagram of the VAXBI required registers.

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>bb+00</td>
<td>VAXBI REQUIRED REGISTERS</td>
</tr>
<tr>
<td>bb+1C</td>
<td></td>
</tr>
<tr>
<td>bb+20</td>
<td></td>
</tr>
<tr>
<td>bb+EC</td>
<td>BIIC SPECIFIC DEVICE REGISTERS</td>
</tr>
<tr>
<td>bb+100</td>
<td>CONFIGURATION REGISTER</td>
</tr>
<tr>
<td>bb+110</td>
<td>PORT MAINTENANCE CONTROL/STATUS REGISTER</td>
</tr>
<tr>
<td>bb+114</td>
<td>MAINTENANCE ADDRESS REGISTER</td>
</tr>
<tr>
<td>bb+118</td>
<td>MAINTENANCE DATA REGISTER</td>
</tr>
<tr>
<td>bb+124</td>
<td>BICA ADDRESS REGISTER</td>
</tr>
<tr>
<td>bb+128</td>
<td>BICA COMMAND/BYTE MASK</td>
</tr>
<tr>
<td>bb+12C</td>
<td>DMA REGISTER FILE</td>
</tr>
</tbody>
</table>

Figure 4-7  VAXBI Interface Registers and Adapter Registers

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>bb+00</td>
<td>DEVICE TYPE REGISTER</td>
</tr>
<tr>
<td>bb+04</td>
<td>VAXBI CONTROL/STATUS REGISTER</td>
</tr>
<tr>
<td>bb+08</td>
<td>BUS ERROR REGISTER</td>
</tr>
<tr>
<td>bb+0C</td>
<td>ERROR INTERRUPT CONTROL REGISTER</td>
</tr>
<tr>
<td>bb+10</td>
<td>INTERRUPT DESTINATION REGISTER</td>
</tr>
<tr>
<td>bb+14</td>
<td>INTER-PROCESSOR INTERRUPT MASK REGISTER</td>
</tr>
</tbody>
</table>

Figure 4-8  VAXBI Required Registers

4.3.1 Device Type Register (DTR)

Address Offset = 00 Hexadecimal

The device type register, field bits <15:00>, is used to identify the type of node for use by the VMS operating system’s device driver software. The device type assigned to the CIBCI adapter is 10B (hexadecimal). (See Figure 4-9.)
4.3.2 VAXBI Control and Status Register (BICSR)

Address Offset = 04 Hexadecimal

The VAXBI control and status register contains control and status information. It also contains the BIIC type and the node ID, and specifies the mode of arbitration. Figure 4-10 illustrates the register format. The bit assignments are described in Table 4-2.
<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Mnemonic</th>
<th>Comment/Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;23:16&gt;</td>
<td>BIIC type</td>
<td>ITYPE</td>
<td>Indicates the type of BIIC chip used. For example, it should read 0000 0001 (hexadecimal) for the fourth implementation.</td>
</tr>
<tr>
<td>&lt;15&gt;</td>
<td>Hard error summary</td>
<td>HES</td>
<td>Indicates that one or more of the hard error bits in the bus error register are set.</td>
</tr>
<tr>
<td>&lt;14&gt;</td>
<td>Soft error summary</td>
<td>SES</td>
<td>Indicates that one or more of the soft error bits in the bus error register are set.</td>
</tr>
<tr>
<td>&lt;13&gt;</td>
<td>Initialize</td>
<td>INIT</td>
<td>The CIBCI has not yet completed its initialization process.</td>
</tr>
<tr>
<td>&lt;12&gt;</td>
<td>Broke</td>
<td>BROKE</td>
<td>Indicates that the BIIC chip has not successfully completed its internal self-test routines.</td>
</tr>
<tr>
<td>&lt;11&gt;</td>
<td>Self-test status</td>
<td>STS</td>
<td>Indicates the BIIC chip has successfully passed its internal self-test routines.</td>
</tr>
<tr>
<td>&lt;10&gt;</td>
<td>Start self-test</td>
<td>NRST</td>
<td>Instructs the BIIC chip to begin its internal self-test routines.</td>
</tr>
<tr>
<td>&lt;08&gt;</td>
<td>Unlock write pending</td>
<td>UWP</td>
<td>A successful read lock transaction has been completed and there has not yet been a subsequent write unlock command.</td>
</tr>
<tr>
<td>&lt;07&gt;</td>
<td>Hard error interrupt enable</td>
<td>HEIE</td>
<td>Enables an interrupt on error to be generated when a hard error condition (non-recoverable error) is detected.</td>
</tr>
<tr>
<td>&lt;06&gt;</td>
<td>Soft error interrupt enable</td>
<td>SEIE</td>
<td>Enables an interrupt on error to be generated when a hard error condition (recoverable error) is detected.</td>
</tr>
<tr>
<td>&lt;05:04&gt;</td>
<td>Arbitration control</td>
<td>ARB</td>
<td>Specifies the mode of arbitration to be used by the CIBCI adapter. VMS sets ARB to zero.</td>
</tr>
<tr>
<td>&lt;03:00&gt;</td>
<td>Node ID</td>
<td>NODE ID</td>
<td>Specifies the node ID as read from the VAXBI ID PLUG located on the VAXBI backplane.</td>
</tr>
</tbody>
</table>

**ARB Description**

- 0: Round robin arbitration
- 1: Fixed-high arbitrate priority
- 2: Fixed-low arbitrate priority
- 3: Disable arbitration
4.3.3 Bus Error Register (BER)

Address Offset = 08 Hexadecimal

NOTE
VMS clears all errors by writing a logical 1 to those bits which contain a logical 1.

The bus error register provides bus error status information resulting from VAXBI bus or internal loopback transactions. Figure 4-11 illustrates the register format. The bit assignments are described in Table 4-3.

HARD ERROR BITS – <29:16>
SOFT ERROR BITS – <02:00>
STATUS BIT – <03>

Figure 4-11 Bus Error Register Bit Map
<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Mnemonic</th>
<th>Comment/Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;29&gt;</td>
<td>Master transmit check error</td>
<td>MTCE</td>
<td>The BIIC data received from the VAXBI does not match the transmitted data of the VAXBI master.</td>
</tr>
<tr>
<td>&lt;28&gt;</td>
<td>Control transmit error</td>
<td>CTE</td>
<td>The CIBCI detected a deasserted state on the VAXBI NOARB, VAXBI BSY, or VAXBI CNF &lt;02:00&gt; signal, in a cycle in which it was attempting to assert the signal.</td>
</tr>
<tr>
<td>&lt;27&gt;</td>
<td>Master parity error</td>
<td>MPE</td>
<td>The VAXBI master detected a parity error on the VAXBI bus during an ACK confirmed data transaction cycle (read-type or vector).</td>
</tr>
<tr>
<td>&lt;26&gt;</td>
<td>Interlock sequence</td>
<td>ISE</td>
<td>The BIIC chip successfully executed a write unlock command (UWMCU) when no corresponding read command (IRCU) transaction had been previously issued.</td>
</tr>
<tr>
<td>&lt;25&gt;</td>
<td>Transmitter during fault</td>
<td>TDF</td>
<td>A parity error was detected on the VAXBI D&lt;31:00&gt; and VAXBI l&lt;03:00&gt; signal lines during an embedded ARB cycle which resulted in setting the SPE, MPE, CPE, or IPE bit.</td>
</tr>
<tr>
<td>&lt;24&gt;</td>
<td>Identification vector error</td>
<td>IVE</td>
<td>The CIBCI adapter did not correctly receive an interrupt vector confirmation.</td>
</tr>
<tr>
<td>&lt;23&gt;</td>
<td>Command parity error</td>
<td>CPE</td>
<td>The BIIC chip detected a parity error in a command/address cycle of either a VAXBI or loopback request transaction.</td>
</tr>
<tr>
<td>&lt;22&gt;</td>
<td>Slave parity error</td>
<td>SPE</td>
<td>A parity error was detected on the VAXBI bus during a non-arbitration transaction cycle.</td>
</tr>
<tr>
<td>&lt;21&gt;</td>
<td>Read data substitute</td>
<td>RDS</td>
<td>The BIIC chip detected a read data substitute or reserved status code during any read-type command or IDENT command transaction, and detected no parity error during the data transfer cycle that contains the RDS code.</td>
</tr>
<tr>
<td>&lt;20&gt;</td>
<td>Retry timeout</td>
<td>RTO</td>
<td>More than 4096 consecutive retry cycles were executed for a given transaction.</td>
</tr>
<tr>
<td>&lt;19&gt;</td>
<td>Stall timeout</td>
<td>STO</td>
<td>The stall code was asserted for greater than 127 consecutive cycles.</td>
</tr>
<tr>
<td>&lt;18&gt;</td>
<td>Bus timeout</td>
<td>BTO</td>
<td>The BIIC chip was unable to start at least one pending transaction before 4096 cycles have elapsed.</td>
</tr>
</tbody>
</table>
Table 4-3  Bus Error Register Bits (Cont)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Mnemonic</th>
<th>Comment/Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;17&gt;</td>
<td>Non-existent address</td>
<td>NEX</td>
<td>The BIIC chip received a NO ACK response for a read-type or write-type initiated command.</td>
</tr>
<tr>
<td>&lt;16&gt;</td>
<td>Illegal confirmation error</td>
<td>ICE</td>
<td>The BIIC chip received or generated a reserved or illegal confirmation code.</td>
</tr>
<tr>
<td>&lt;03&gt;</td>
<td>User parity enabled bit</td>
<td>UPEN</td>
<td>Directs the BIIC user port to generate parity to the VAXBI bus.</td>
</tr>
<tr>
<td>&lt;02&gt;</td>
<td>Identification parity error</td>
<td>IPE</td>
<td>A parity error was detected on the encoded master ID during an embedded ARB cycle.</td>
</tr>
<tr>
<td>&lt;01&gt;</td>
<td>Corrected read data error</td>
<td>CRD</td>
<td>A corrected read data status code was received for a read-type initiated command.</td>
</tr>
<tr>
<td>&lt;00&gt;</td>
<td>Null bus parity error</td>
<td>NPE</td>
<td>Odd parity was detected on the VAXBI bus during the second cycle of a two-cycle sequence in which NO ARB L and BSY L were deasserted.</td>
</tr>
</tbody>
</table>

4.3.4  Error Interrupt Control Register (EICR)

Address Offset = 0C Hexadecimal

The error interrupt control register controls the operation of the interrupts initiated by a BIIC detected bus error (which sets a bit in the bus error register) or by setting the force bit in this register. An error interrupt request is the logical OR of all the BER register bits with the force bit and error interrupt enable bits set in the VAXBI control and status register. This register is set up by the software if the SEIE bit is set in the VAXBI control and status register.

Figure 4-12 illustrates the register format. The bit assignments are described in Table 4-4.

![Figure 4-12  Error Interrupt Control Register Bit Map](Mkv86-1374)
### Table 4-4 Error Interrupt Control Register Bits

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Mnemonic</th>
<th>Comment/Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;24&gt;</td>
<td>Interrupt abort</td>
<td>INTRAB</td>
<td>A NOACK or ILLEGAL confirmation was received for an initiated INTR command and subsequently the INTR command was aborted.</td>
</tr>
<tr>
<td>&lt;23&gt;</td>
<td>Interrupt complete</td>
<td>INTRAC</td>
<td>The vector for a BAXBI error interrupt was successfully transmitted or an INTR command sent under the control of this register has been aborted.</td>
</tr>
<tr>
<td>&lt;21&gt;</td>
<td>Interrupt sent</td>
<td>INTR SENT</td>
<td>An INTR command has been successfully sent and an IDENT ARB cycle is expected.</td>
</tr>
<tr>
<td>&lt;20&gt;</td>
<td>Force interrupt</td>
<td>INTR FORCE</td>
<td>Forces an error interrupt request in the same manner as any bus error register bit except that the request is not qualified by the HEIE and SEIE bits.</td>
</tr>
<tr>
<td>&lt;19:16&gt;</td>
<td>Interrupt level</td>
<td>LEVEL</td>
<td>Specifies the level(s) at which INTR commands under control of this register are transmitted over the VAXBI bus. Also, the CIBCI uses this level field to determine whether it will respond to an IDENT command.</td>
</tr>
<tr>
<td>&lt;13:02&gt;</td>
<td>Vector</td>
<td>VECTOR</td>
<td>Contains the vector used during interrupt sequences. It is transmitted when the node wins an IDENT ARB cycle or an IDENT transaction that matches the conditions in the error interrupt control register.</td>
</tr>
</tbody>
</table>

### 4.3.5 Interrupt Destination Register (IDR)

Address Offset = 10 Hexadecimal

The IDR indicates which nodes on the VAXBI are to be targeted by interrupt commands. The destination is sent out during the INTR command and is monitored by all nodes to determine whether to respond. Figure 4-13 illustrates the register format.

**NOTE**

IDR is loaded by VMS with the decoded ID information of the system interrupt fielding node.

### 4.3.6 Inter-Processor Interrupt Mask Register (IPIMR)

Address Offset = 14 Hexadecimal

The IPIMR indicates which nodes are permitted to send IPINTRs to this CIBCI node. If a bit in the IPINTR mask field is a one, IPINTRs directed at this node from the corresponding node will cause selection. If the bit is a zero, IPINTRs from that node do not cause selection. Figure 4-14 illustrates the register format.
NOTE
The CIBCI adapter does not use inter-processor interrupts. Therefore, VMS clears the interrupt mask field so that an inter-processor interrupt is not acknowledged.

4.4 BIIC SPECIFIC DEVICE REGISTERS
Figure 4-15 presents a more detailed diagram of the VAXBI specific device registers.

Figure 4-15 VAXBI Specific Device Registers
4.4.1 BCI Control Register (BCICR)

Address Offset = 28 Hexadecimal

The BCI control register enables various functions between the BIIC chip and the user's port to occur. Figure 4-16 illustrates the register format. The bit assignments are described in Table 4-5.

![BCI Control Register Bit Map](image)

Figure 4-16 BCI Control Register Bit Map

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Mnemonic</th>
<th>Comment/Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;17&gt;</td>
<td>Burst enable</td>
<td>BURSTEN</td>
<td>Cleared by VMS for normal operation.</td>
</tr>
<tr>
<td>&lt;16&gt;</td>
<td>Inter-processor</td>
<td>IPINTR/STOP</td>
<td>Cleared by VMS for normal operation.</td>
</tr>
<tr>
<td></td>
<td>interrupt/stop force</td>
<td>FORCE</td>
<td></td>
</tr>
<tr>
<td>&lt;15&gt;</td>
<td>Multi-broadcast</td>
<td>MSSEN</td>
<td>Cleared by VMS for normal operation.</td>
</tr>
<tr>
<td></td>
<td>space enable</td>
<td></td>
<td></td>
</tr>
<tr>
<td>&lt;14&gt;</td>
<td>Broadcast enable</td>
<td>BDCSTEN</td>
<td>Cleared by VMS for normal operation.</td>
</tr>
<tr>
<td>Bit</td>
<td>Name</td>
<td>Mnemonic</td>
<td>Comment/Function</td>
</tr>
<tr>
<td>------</td>
<td>---------------------</td>
<td>-----------</td>
<td>----------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>&lt;13&gt;</td>
<td>Stop enable</td>
<td>STOPEN</td>
<td>Set by VMS for normal operation to allow assertion of BCI SEL L and the appropriate SC&lt;02:00&gt; code following the receipt of a INIT command or loopback request directed at this CIBCI node.</td>
</tr>
<tr>
<td>&lt;12&gt;</td>
<td>Reserved enable</td>
<td>RESVDEN</td>
<td>Cleared by VMS for normal operation.</td>
</tr>
<tr>
<td>&lt;11&gt;</td>
<td>Identification enable</td>
<td>IDENTEN</td>
<td>Cleared by VMS for normal operation.</td>
</tr>
<tr>
<td>&lt;10&gt;</td>
<td>Invalidate enable</td>
<td>INVALEN</td>
<td>Cleared by VMS for normal operation.</td>
</tr>
<tr>
<td>&lt;09&gt;</td>
<td>Write invalidate enable</td>
<td>WINVALEN</td>
<td>Cleared by VMS for normal operation.</td>
</tr>
<tr>
<td>&lt;08&gt;</td>
<td>User CSR space enable</td>
<td>UCSREN</td>
<td>Set by VMS for normal operation to allow assertion of BCI SEL L and the appropriate SC&lt;02:00&gt; code when the user CSR space is accessed from the VAXBI.</td>
</tr>
<tr>
<td>&lt;07&gt;</td>
<td>BIIC CSR space enable</td>
<td>BICSREN</td>
<td>Cleared by VMS for normal operation.</td>
</tr>
<tr>
<td>&lt;06&gt;</td>
<td>Interrupt enable</td>
<td>INTREN</td>
<td>Cleared by VMS for normal operation.</td>
</tr>
<tr>
<td>&lt;05&gt;</td>
<td>Inter-processor interrupt enable</td>
<td>IPINTREN</td>
<td>Cleared by VMS for normal operation.</td>
</tr>
<tr>
<td>&lt;04&gt;</td>
<td>Pipeline NXT enable</td>
<td>PNXTEN</td>
<td>Cleared by VMS for normal operation.</td>
</tr>
<tr>
<td>&lt;03&gt;</td>
<td>RTO EV enable</td>
<td>RTOEVEN</td>
<td>Set by VMS for normal operation to enable the output RTO code in place of the RCR event code following the reoccurrence of a retry timeout.</td>
</tr>
</tbody>
</table>

### 4.4.2 User Interrupt Control Register (UICR)

Address Offset = 40 Hexadecimal

The UICR controls the operation of interrupts initiated by assertion of the BCI INT<07:04> L lines, or by setting any of the force bits. The operation of the BCI INT<07:04> L lines and the force bits are essentially identical. In the following descriptions, interrupt request indicates BCI INT<07:04> or force bits set. The CI adapter asserts only INT<07:04>, but diagnostics may set the force bits. Figure 4-17 illustrates the register format. The bit assignments are described in Table 4-6.
Figure 4-17  User Interrupt Control Register Bit Map

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Mnemonic</th>
<th>Comment/Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;31:28&gt;</td>
<td>Interrupt abort</td>
<td>INTRAB</td>
<td>A status field corresponding to the four interrupt levels. An interrupt abort bit is set if an INTR command sent under control of this register is aborted because a NOACK or ILLEGAL confirmation code was received.</td>
</tr>
<tr>
<td>&lt;27:24&gt;</td>
<td>Interrupt complete</td>
<td>INTRC</td>
<td>A status field corresponding to the four interrupt levels. An interrupt complete bit is set when the vector for an interrupt has been successfully transmitted, or if an INTR command sent under control of this register is aborted because a NOACK or ILLEGAL confirmation code was received.</td>
</tr>
<tr>
<td>&lt;23:20&gt;</td>
<td>Interrupt sent</td>
<td>SENT</td>
<td>Indicates that an INTR command for the corresponding level was successfully sent and an IDENT ARB cycle is expected.</td>
</tr>
<tr>
<td>&lt;19:16&gt;</td>
<td>Force interrupt</td>
<td>FORCE</td>
<td>Cleared by VMS for normal operation.</td>
</tr>
<tr>
<td>&lt;15&gt;</td>
<td>External vector</td>
<td>EX VECTOR</td>
<td>Cleared by VMS for normal operation.</td>
</tr>
<tr>
<td>&lt;13:02&gt;</td>
<td>Vector</td>
<td>VECTOR</td>
<td>Contains the vector during user interrupt sequences. The vector is transmitted when the CIBCI adapter wins an IDENT ARB cycle on an IDENT transaction that matches the conditions in the user interrupt control register.</td>
</tr>
</tbody>
</table>

NOTE: VMS sets this field to the appropriate vector for hard error and status type interrupts.
4.5 BIIC USER PORT REGISTERS
The BIIC user port registers consist of those registers which reside on the T-series modules of the CIBCI adapter option. These registers consist of:

1. One (1) configuration register
2. One (1) address register
3. One (1) byte mask/command register
4. Four (4) register file registers

Figure 4-18 shows the location of BIIC user port registers, part of the adapter registers, in the CIBCI adapter node space.

NOTE
Writing to BIIC user port registers under system operation may erase valid data for the operation in progress.

<table>
<thead>
<tr>
<th>bb+100</th>
<th>CONFIGURATION REGISTER</th>
</tr>
</thead>
<tbody>
<tr>
<td>bb+124</td>
<td>ADDRESS REGISTER</td>
</tr>
<tr>
<td>bb+128</td>
<td>COMMAND/BYTE MASK REGISTER</td>
</tr>
<tr>
<td>bb+12C</td>
<td>DIRECT MEMORY ACCESS REGISTER FILE</td>
</tr>
</tbody>
</table>

Figure 4-18  BIIC User Port Registers
4.5.1 BCIA Configuration Register (CNFGR)

Address Offset = 100 Hexadecimal

The CNFGR contains the port status bits, error bits, and adapter code bits for the CIBCI adapter hardware. Figure 4-19 illustrates the register format. Each register bit is described in Table 4-7.

![Figure 4-19 BICA Configuration Register Bit Map](MKV86-1372)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Mnemonic</th>
<th>Comment/Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;31&gt;</td>
<td>CIPA BUS parity error</td>
<td>CPPE</td>
<td>A parity error was detected on either the CIPA bus, on the BICA, or in the BIIC chip. The interrupt port will assert CIPA BUS ERROR L, which sets the MTE bit in the CIPA PSR and causes an interrupt on the VAXBI.</td>
</tr>
<tr>
<td>&lt;30&gt;</td>
<td>BIC Adapter parity error</td>
<td>BAPE</td>
<td>A data path parity error (VAXBI address or data) was detected on the BICA data path. This interrupt port will assert CIPA BUS ERROR.</td>
</tr>
<tr>
<td>&lt;29&gt;</td>
<td>VAXBI parity error</td>
<td>BIPE</td>
<td>Represents the logical OR of event codes that drive CIPA BUS ERROR. This interrupt port will assert CIPA BUS ERROR.</td>
</tr>
<tr>
<td>&lt;28&gt;</td>
<td>VAXBI BSY error</td>
<td>BBE</td>
<td>The VAXBI hardware detected a bus busy event code. This interrupt port will assert CIPA BUS ERROR.</td>
</tr>
<tr>
<td>&lt;27&gt;</td>
<td>Power down</td>
<td>PDN</td>
<td>The CIBCI adapter hardware is powering down.</td>
</tr>
<tr>
<td>&lt;26&gt;</td>
<td>Power up</td>
<td>PUP</td>
<td>The CIBCI adapter hardware is powering up.</td>
</tr>
<tr>
<td>Bit</td>
<td>Name</td>
<td>Mnemonic</td>
<td>Comment/Function</td>
</tr>
<tr>
<td>-------</td>
<td>-----------------------</td>
<td>------------</td>
<td>---------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>&lt;25&gt;</td>
<td>Diagnose</td>
<td>DIAG</td>
<td>When set, enables access to the internal diagnostic mode registers which allows the BICA portion of the CIBCI to be checked out without the CIPA hardware. Cleared by VMS for normal operation.</td>
</tr>
<tr>
<td>&lt;24&gt;</td>
<td>CIPA DCLO</td>
<td>CIPA DCLO</td>
<td>The CIPA hardware is connected and powered down, or is disconnected from the BICA. It is used by the diagnostics to decide whether or not it is necessary to set DIAG in order to enter diagnostic maintenance mode.</td>
</tr>
<tr>
<td>&lt;23&gt;</td>
<td>No CIPA</td>
<td>NO CIPA</td>
<td>The CIPA hardware interface is either not connected or powered up if CIPA DCLO is cleared.</td>
</tr>
<tr>
<td></td>
<td>Maintenance Go</td>
<td>MAINT GO</td>
<td>Initiates a DMA transfer while in diagnostic maintenance mode.</td>
</tr>
<tr>
<td>&lt;19:16&gt;</td>
<td>Received command</td>
<td>COMMAND</td>
<td>When read, contains the encoded SBI command converted into a VAXBI command by the CIBCI hardware:</td>
</tr>
<tr>
<td>&lt;19:16&gt;</td>
<td>Command</td>
<td>1</td>
<td>READ MASK</td>
</tr>
<tr>
<td>&lt;19:16&gt;</td>
<td></td>
<td>2</td>
<td>WRITE MASK</td>
</tr>
<tr>
<td>&lt;19:16&gt;</td>
<td></td>
<td>4</td>
<td>INTLK READ MASK</td>
</tr>
<tr>
<td>&lt;19:16&gt;</td>
<td></td>
<td>7</td>
<td>INTLK WRITE MASK</td>
</tr>
<tr>
<td>&lt;19:16&gt;</td>
<td></td>
<td>8</td>
<td>EXTENDED READ MASK</td>
</tr>
<tr>
<td>&lt;19:16&gt;</td>
<td></td>
<td>B</td>
<td>EXTENDED WRITE MASK</td>
</tr>
<tr>
<td>&lt;15:00&gt;</td>
<td>BCMR</td>
<td>BCMR</td>
<td>When read, contains the contents of the BCMR. Writes to bits &lt;15:00&gt; have no effect on the CIBCI adapter hardware.</td>
</tr>
</tbody>
</table>
4.5.2 BICA Address Register (BCAR)

Address Offset = 124 Hexadecimal

The BCAR contains the address to be driven onto the VAXBI bus for CIPA hardware initiated VAXBI transactions. It is loaded under microcode control using the CIPA bus or under macrocode control using the VAXBI protocol. The HI and LO portions of this register are necessary because the CIPA bus is only 16 bits wide and, therefore, can load only 16 bits at a time. Figure 4-20 illustrates the register format. Each register bit is described in Table 4-8.

NOTE
VMS will not normally write into this register. Reading and writing to location $bb+124$ is treated differently. This difference affects diagnostics and NOT the VMS port driver software.

Figure 4-20 BICA Address Register Bit Map
<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Mnemonic</th>
<th>Comment/Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;31:28&gt;</td>
<td>Command</td>
<td>CMD</td>
<td>Specifies the encoded SBI command which will be converted into a VAXBI command by the CIBCI hardware:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>&lt;31:28&gt; Command</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 READ MASK</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2 WRITE MASK</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>4 INTLK READ MASK</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>7 INTLK WRITE MASK</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>8 EXTENDED READ MASK</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>B EXTENDED WRITE MASK</td>
</tr>
<tr>
<td>&lt;27:16&gt;</td>
<td>Address HI</td>
<td>ADRS HI</td>
<td>Specifies the high order address bits &lt;29:18&gt; of the DMA transaction over the VAXBI bus.</td>
</tr>
<tr>
<td>&lt;15:00&gt;</td>
<td>Address LO</td>
<td>ADRS LO</td>
<td>Specifies the low order address bits &lt;17:02&gt; of the DMA transaction over the VAXBI bus. VAXBI &lt;01:00&gt; of a DMA transaction are always cleared.</td>
</tr>
<tr>
<td>&lt;31:30&gt;</td>
<td>Length</td>
<td>SIZE</td>
<td>Contains the length of the VAXBI bus transaction in bytes:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>&lt;31:30&gt; Length</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 Reserved</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 Longword (4 bytes)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2 Quadword (8 bytes)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>3 Octaword (16 bytes)</td>
</tr>
<tr>
<td>&lt;29:02&gt;</td>
<td>Address HI/LO</td>
<td>ADRS HI/LO</td>
<td>Contains the physical memory address of the CMD/ADDR VAXBI transfer.</td>
</tr>
</tbody>
</table>
4.5.3 BICA Command/Byte Mask Register (BCMR)

Address Offset = 128 Hexadecimal

The byte mask portion of BCMR specifies which byte(s) of data are written during CIPA hardware initiated DMA write transactions. Figure 4-21 illustrates the register format. Each register bit is described in Table 4-9.

NOTE
Reading and writing to BCMR is treated differently. This difference affects the diagnostics and NOT the VMS port driver software.

![BCMR Bit Map](MKV85-2528)

Figure 4-21 BICA Command/Byte Mask Register Bit Map

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Mnemonic</th>
<th>Comment/Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;07:04&gt;</td>
<td>Mask 1</td>
<td>MASK1</td>
<td>Specifies which byte(s) are to be written for the second longword of a CIPA quadword DMA write transaction. These bits can be written by the CIPA hardware microcode or by the VAX macrocode via the VAXBI.</td>
</tr>
<tr>
<td>&lt;03:00&gt;</td>
<td>Mask 0</td>
<td>MASK0</td>
<td>Specifies which byte(s) are to be written for the first longword of a CIPA DMA write transaction. These bits can be written by the CIPA hardware microcode or by the VAX macrocode via the VAXBI.</td>
</tr>
<tr>
<td>&lt;15:14&gt;</td>
<td>Length</td>
<td>SIZE</td>
<td>Specifies how many bytes of data are transferred over the VAXBI bus:</td>
</tr>
<tr>
<td>&lt;15:14&gt;</td>
<td>Length</td>
<td></td>
<td>0  Reserved</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  Longword (4 bytes)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2  Quadword (8 bytes)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>3  Octaword (16 bytes)</td>
</tr>
<tr>
<td>Bit</td>
<td>Name</td>
<td>Mnemonic</td>
<td>Comment/Function</td>
</tr>
<tr>
<td>-------</td>
<td>-------</td>
<td>----------</td>
<td>----------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>&lt;13:10&gt;</td>
<td>Command</td>
<td>CMD</td>
<td>Specifies the type of VAXBI command:</td>
</tr>
<tr>
<td></td>
<td>&lt;13:10&gt;</td>
<td>Command</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td>READ</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>INTLK READ</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
<td>WRITE</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td></td>
<td>UNLOCK WRITE MASK</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td></td>
<td>WRITE MASK</td>
<td></td>
</tr>
<tr>
<td>&lt;09:06&gt;</td>
<td>Mask 1</td>
<td>MASK1</td>
<td>Same bits written into the write portion of BCMR bits &lt;07:04&gt;.</td>
</tr>
<tr>
<td>&lt;05:02&gt;</td>
<td>Mask 0</td>
<td>MASK0</td>
<td>Same bits written into the write portion of BCMR bits &lt;03:00&gt;.</td>
</tr>
</tbody>
</table>

4.5.4 DMA Register File (DMAF)

Address Offset = 12C Hexadecimal

The DMAF is a 4 by 32 bit (longword) dual port RAM which holds an octaword’s worth of data for a CIPA initiated write. The octaword storage allows overlapped quadword transactions for higher performance. Reading and writing are completely independent operations. As such, it is important to keep track of where the read address pointer and write address pointer are pointing.

The register is divided into high and low so that the 16-bit CIPA bus can write this 32-bit register. Figure 4-22 illustrates the register format.

NOTE
VMS will not normally write into this register.

4.6 CIPA REGISTERS
The CIPA registers consist of those registers which reside on the L-series modules within the CIPA cabinet. Figure 4-23 is a detailed illustration of the CIBC1 adapter registers.

NOTE
Both the CIPA bus and CIPA hardware must be in working order to read and write these registers. Except as noted, the CIPA hardware must be in the uninitialized or uninitialized/maintenance state to read or write to these registers.
### DMA Register File Bit Map

<table>
<thead>
<tr>
<th>Offset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>bb+12C</td>
<td>FIRST LONGWORD HI</td>
</tr>
<tr>
<td>bb+12C</td>
<td>FIRST LONGWORD LO</td>
</tr>
<tr>
<td>bb+12C</td>
<td>SECOND LONGWORD HI</td>
</tr>
<tr>
<td>bb+12C</td>
<td>SECOND LONGWORD LO</td>
</tr>
<tr>
<td>bb+12C</td>
<td>THIRD LONGWORD HI</td>
</tr>
<tr>
<td>bb+12C</td>
<td>THIRD LONGWORD LO</td>
</tr>
<tr>
<td>bb+12C</td>
<td>FOURTH LONGWORD HI</td>
</tr>
<tr>
<td>bb+12C</td>
<td>FOURTH LONGWORD LO</td>
</tr>
</tbody>
</table>

### CIPA Adapter Registers

<table>
<thead>
<tr>
<th>Offset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>bb+110</td>
<td>PORT MAINTENANCE CONTROL/STATUS REGISTER</td>
</tr>
<tr>
<td>bb+114</td>
<td>MAINTENANCE ADDRESS REGISTER</td>
</tr>
<tr>
<td>bb+900</td>
<td>PORT STATUS REGISTER</td>
</tr>
<tr>
<td>bb+904</td>
<td>PORT COMMAND QUEUE 0 CONTROL REGISTER</td>
</tr>
<tr>
<td>bb+908</td>
<td>PORT QUEUE BLOCK BASE REGISTER</td>
</tr>
<tr>
<td>bb+90C</td>
<td>PORT COMMAND QUEUE 1 CONTROL REGISTER</td>
</tr>
<tr>
<td>bb+910</td>
<td>PORT COMMAND QUEUE 2 CONTROL REGISTER</td>
</tr>
<tr>
<td>bb+914</td>
<td>PORT COMMAND QUEUE 3 CONTROL REGISTER</td>
</tr>
<tr>
<td>bb+918</td>
<td>PORT STATUS RELEASE CONTROL REGISTER</td>
</tr>
<tr>
<td>bb+91C</td>
<td>PORT ENABLE CONTROL REGISTER</td>
</tr>
<tr>
<td>bb+920</td>
<td>PORT DISABLE CONTROL REGISTER</td>
</tr>
<tr>
<td>bb+924</td>
<td>PORT INITIALIZE CONTROL REGISTER</td>
</tr>
<tr>
<td>bb+928</td>
<td>PORT DATAGRAM FREE QUEUE CONTROL REGISTER</td>
</tr>
<tr>
<td>bb+92C</td>
<td>PORT MESSAGE FREE QUEUE CONTROL REGISTER</td>
</tr>
<tr>
<td>bb+930</td>
<td>PORT MAINTENANCE TIMER CONTROL REGISTER</td>
</tr>
<tr>
<td>bb+934</td>
<td>PORT MAINTENANCE TIMER EXPIRATION CONTROL REGISTER</td>
</tr>
<tr>
<td>bb+938</td>
<td>PORT FAILING ADDRESS REGISTER</td>
</tr>
<tr>
<td>bb+93C</td>
<td>PORT ERROR STATUS REGISTER</td>
</tr>
<tr>
<td>bb+940</td>
<td>PORT PARAMETER REGISTER</td>
</tr>
</tbody>
</table>

**Figure 4-22** DMA Register File Bit Map

**Figure 4-23** CIPA Adapter Registers
4.6.1 Port Maintenance Control/Status Register (PMCSR)

Address Offset = 110 Hexadecimal

The PMCSR contains CIPA hardware error flags, interrupt, and CI bus initialization control bits. Figure 4-24 illustrates the register format. Each register bit is described in Table 4-10.

NOTE
Bits 14:08 cause the MTE bit in the port status register (PSR) to set, which generates an interrupt on the VAXBI and leaves the port in an uninitialized state.

![Port Maintenance Control/Status Register Bit Map](image)

Figure 4-24 Port Maintenance Control/Status Register Bit Map
<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Mnemonic</th>
<th>Comment/Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;31&gt;</td>
<td>Parity error</td>
<td>PE</td>
<td>One or more PMCSR bits &lt;14:08&gt; are set.</td>
</tr>
<tr>
<td>&lt;14&gt;</td>
<td>Control store parity error</td>
<td>CSPE</td>
<td>A parity error was detected reading PROM or RAM control store.</td>
</tr>
<tr>
<td>&lt;13&gt;</td>
<td>Local store parity error</td>
<td>LSPE</td>
<td>A parity error was detected while reading CIBCI local store or the virtual circuit descriptor table.</td>
</tr>
<tr>
<td>&lt;12&gt;</td>
<td>Receive buffer parity error</td>
<td>RBPE</td>
<td>A parity error was detected while reading the CIBCI packet buffer.</td>
</tr>
<tr>
<td>&lt;11&gt;</td>
<td>Transmit buffer parity error</td>
<td>XMPE</td>
<td>A parity error was detected while the link module (ILI) was unloading the CI transmit buffer.</td>
</tr>
<tr>
<td>&lt;10&gt;</td>
<td>CIPA bus parity error</td>
<td>CBPE</td>
<td>A parity error was detected while transferring data over the CIPA Bus (from BICA to CIPA).</td>
</tr>
<tr>
<td>&lt;09&gt;</td>
<td>Output parity error</td>
<td>OPE</td>
<td>A parity error was detected on the CDP module while transferring data from CIPA to BICA.</td>
</tr>
<tr>
<td>&lt;08&gt;</td>
<td>Transmit buffer parity error</td>
<td>XBPE</td>
<td>A parity error was detected while the packet buffer and control store module (IPB) was unloading the CI bus transmit buffer.</td>
</tr>
<tr>
<td>&lt;07&gt;</td>
<td>Uninitialized</td>
<td>UNIN</td>
<td>The CIBCI is in the uninitialized state. The microcode is not running and the port will not respond to CI bus commands. It is set by HINIT or SST in the BICSR, or MTE in the PSR.</td>
</tr>
<tr>
<td>&lt;06&gt;</td>
<td>Programmable starting address</td>
<td>PSA</td>
<td>It is cleared by writing a 1 to the PIC bit in the the port initialize control register (PICR), or after a boot timeout. Clearing UNIN starts the microcode.</td>
</tr>
<tr>
<td>&lt;04&gt;</td>
<td>Wrong parity</td>
<td>WP</td>
<td>The parity checker/generator will check/generate even parity rather than odd parity for the BUS IB IN on the CDP module.</td>
</tr>
</tbody>
</table>
### Table 4-10 Port Control and Status Register Bits (Cont)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Mnemonic</th>
<th>Comment/Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;03&gt;</td>
<td>Maintenance interrupt flag</td>
<td>MIF</td>
<td>Indicates that an interrupt condition has occurred in the CIBCI port. MIF is used with MIE to allow a diagnostic program to operate the port with interrupts disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>MIF indicates to the program that the PSR has valid data. It is cleared by writing a 1 to the PSRC bit of the port status release control register (PSRCR), or on HINIT.</td>
</tr>
<tr>
<td>&lt;02&gt;</td>
<td>Maintenance interrupt enable</td>
<td>MIE</td>
<td>Indicates that the CIBCI port interrupts are enabled.</td>
</tr>
<tr>
<td>&lt;01&gt;</td>
<td>Maintenance timer disabled</td>
<td>MTD</td>
<td>When set, inhibits the boot and sanity timers from causing an interrupt.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>When clear, the boot and sanity timers are enabled and the port maintenance timer control register (PMTCR) must be periodically written to prevent the CIBCI port from entering an uninitialized/maintenance state and generating a sanity timer expiration (SE bit of the PSR) interrupt.</td>
</tr>
<tr>
<td>&lt;00&gt;</td>
<td>Maintenance initialize</td>
<td>MIN</td>
<td>This bit is not used by the CIBCI port and is read as a zero.</td>
</tr>
</tbody>
</table>

### 4.6.2 Maintenance Address Register (MADR)

Address Offset = 114 Hexadecimal

VMS uses this register to load CIPA control store microcode. The address loaded into the MADR is used as a pointer address to access control store. Control store is organized as 3K by 48 bits under the control of the CIPA hardware, in the initialized state. In the uninitialized state, the control store appears as 6K worth of addresses each containing 32 bits of data. The MADR is only effective when the CIPA is in the uninitialized state.

Figure 4-25 is a diagram of control store addresses. Each register bit is described in Table 4-11.

**NOTE**

Register contents are valid only when the port is in the uninitialized state. MADR may be used as the start of the CIPA control store microcode address if the microcode is started with PMCSR PSA bit=1. Also, the control store PROM area is read only with the exception of microcode bit 47 which is the synchronous bit that allows tracking of which PROM locations are used.
Figure 4-25  Maintenance Address Register Bit Map

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Mnemonic</th>
<th>Comment/Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;12&gt;</td>
<td>A12</td>
<td>—</td>
<td>Selects a segment of the control store word as follows:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 = selects microcode bits &lt;31:00&gt;</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 = selects microcode bits &lt;47:32&gt;</td>
</tr>
<tr>
<td>&lt;11:10&gt;</td>
<td>A11:A10</td>
<td>—</td>
<td>Selects a 1K bank within the control store as follows:</td>
</tr>
<tr>
<td></td>
<td>A11</td>
<td>A10</td>
<td>Bank Selected</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>0 (000-3FF PROM microcode)</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>1</td>
<td>1 (400-7FF RAM microcode)</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>2 (800-BFF RAM microcode)</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>3 (C00-FFF reserved)</td>
</tr>
<tr>
<td>&lt;09:00&gt;</td>
<td>A9:A0</td>
<td>—</td>
<td>Selects the word within each 1K bank.</td>
</tr>
</tbody>
</table>
4.6.3 Maintenance Data Register (MDATR)

Address Offset = 118 Hexadecimal

VMS uses this register to load CIPA control store microcode. The data in MDATR is loaded into CIPA control store locations specified in the previous description of MADR. Again, only microcode bit 47 in the PROM area can be written. Control store bits 47:32 appear on MDATR bits 15:00 respectively for a read, and likewise contain the data for a write. Figure 4-26 illustrates the register format.

NOTE
Register contents are valid only when the port is in the uninitialized state.

```
  31
  bb+118
  DATA
  00
     R/W
```

Figure 4-26 Maintenance Data Register Bit Map

4.6.4 Port Status Register (PSR)

Address Offset = 900 Hexadecimal

The PSR contains the status flags that indicate the cause of a port generated interrupt. The PSR contents are fixed once the port issues an interrupt, and are not changed until the VMS port driver software releases PSR by writing the PSRC bit of the PSRCR to a 1. Therefore, it is valid only during that interval. Figure 4-27 illustrates the register format. The bit assignments are described in Table 4-12.

NOTE
This register is used by the VMS port driver software and is valid only when the operational port microcode is loaded and running.

4.6.5 Port Queue Block Base Register (PQBBR)

Address Offset = 904 Hexadecimal

This register contains the physical address of the base of the port queue block. Figure 4-28 illustrates the register format.

NOTE
The PQBBR is a read/write register, however, writing to the PQBBR is permitted only when the port is in the disabled or disabled/maintenance state.
Figure 4-27  Port Status Register Bit Map

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Mnemonic</th>
<th>Comment/Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;31&gt;</td>
<td>Maintenance error</td>
<td>MTE</td>
<td>The CIBCI port has detected an internal hardware failure. The exact error can be determined by reading the PMCSR, the CONFGIR, or the BER registers. When MTE is set:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1. The port enters the uninitialized state.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2. The microcode halts.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>3. An interrupt is generated on the BI. (PSR &lt;0:0&gt; is invalid.)</td>
</tr>
<tr>
<td>&lt;07&gt;</td>
<td>Miscellaneous error</td>
<td>MISC</td>
<td>The microcode has detected a miscellaneous error condition(s) and is about to enter a hung state.</td>
</tr>
<tr>
<td>&lt;06&gt;</td>
<td>Sanity timer expiration</td>
<td>SE</td>
<td>The boot or sanity timer has expired and the port has entered the uninitialized/maintenance state.</td>
</tr>
<tr>
<td>&lt;05&gt;</td>
<td>Memory system error</td>
<td>MSE</td>
<td>A VAXBI transaction type error was detected, for example:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1. A read data substitute (RDS) error. Equivalent to an uncorrectable data error.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2. A nonexistent address (NEX) error. Equivalent to a nonexistent memory error.</td>
</tr>
<tr>
<td>Bit</td>
<td>Name</td>
<td>Mnemonic</td>
<td>Comment/Function</td>
</tr>
<tr>
<td>------</td>
<td>---------------------------------</td>
<td>----------</td>
<td>------------------</td>
</tr>
<tr>
<td>&lt;04&gt;</td>
<td>Data structure error</td>
<td>DSE</td>
<td>The CIBC port has encountered an error in the port data structure, for example:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Queue entry</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• PQB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• BDT</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Page table</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Values out of range</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Zero bits that are not zero</td>
</tr>
<tr>
<td>&lt;03&gt;</td>
<td>Port initialization complete</td>
<td>PIC</td>
<td>The CIBCI port has completed initialization of the local store, virtual circuit descriptor table, and internal data structures.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The CIBCI port is in the disabled/maintenance or disabled state.</td>
</tr>
<tr>
<td>&lt;02&gt;</td>
<td>Port disable complete</td>
<td>PDC</td>
<td>The CIBCI port has stopped responding to:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1. The command queue.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2. Incoming CI transmissions (except maintenance class, if enabled).</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The port is in the disabled or disabled/maintenance state.</td>
</tr>
<tr>
<td>&lt;01&gt;</td>
<td>Message free queue empty</td>
<td>MFQE</td>
<td>The CIBCI port has attempted to remove an entry from the message free queue and found it empty.</td>
</tr>
<tr>
<td>&lt;00&gt;</td>
<td>Response queue available</td>
<td>RQA</td>
<td>The CIBCI port has inserted into an entry on an empty response queue.</td>
</tr>
</tbody>
</table>

![Figure 4-28 Port Queue Block Base Register Bit Map](MKV85-2564)
4.6.6 Port Command Queue 0 Control Register (PCQ0CR)

Address Offset = 908 Hexadecimal

After the VMS port driver software inserts one or more entries into the empty command queue 0, it will write a 1 into bit 00 of the PCQ0CR to initiate port processing of command queue 0. Figure 4-29 illustrates the register format.

NOTE
The port processor ignores PCQ0CR if it is in the uninitialized/maintenance, disabled/maintenance, uninitialized, or disabled state.

![PCQ0CR Bit Map](image)

Figure 4-29  Port Command Queue 0 Control Register Bit Map

4.6.7 Port Command Queue 1 Control Register (PCQ1CR)

Address Offset = 90C Hexadecimal

After the VMS port driver software inserts one or more entries into the empty command queue 1, it will write a 1 into bit 00 of PCQ1CR to initiate port processing of command queue 1. Figure 4-30 illustrates the register format.

NOTE
The port processor ignores PCQ1CR if it is in the uninitialized/maintenance, disabled/maintenance, uninitialized, or disabled state.

![PCQ1CR Bit Map](image)

Figure 4-30  Port Command Queue 1 Control Register Bit Map
4.6.8 Port Command Queue 2 Control Register (PCQ2CR)

Address Offset = 910 Hexadecimal

After the VMS port driver software inserts one or more entries into the empty command queue 0, it will write a 1 into bit 00 of the PCQ2CR to initiate port processing of command queue 2. Figure 4-31 illustrates the register format.

NOTE
The port processor ignores PCQ2CR if it is in the uninitialized/maintenance, disabled/maintenance, uninitialized, or disabled state.

Figure 4-31 Port Command Queue 2 Control Register Bit Map

4.6.9 Port Command Queue 3 Control Register (PCQ3CR)

Address Offset = 914 Hexadecimal

After the VMS port driver software inserts one or more entries into the empty command queue 0, it will write a 1 into bit 00 of the PCQ3CR to initiate port processing of command queue 3. Figure 4-32 illustrates the register format.

NOTE
The port processor ignores PCQ3CR if it is in the uninitialized/maintenance, disabled/maintenance, uninitialized, or disabled state.

Figure 4-32 Port Command Queue 3 Control Register Bit Map
4.6.10 Port Status Release Control Register (PSRCR)

Address Offset = 918 Hexadecimal

After the VMS port driver software has received the interrupt issued by the port processor, and has read the PSR, CNFGR, and BER registers, it returns control of the PSR (port processor is able to write PSR) back to the port processor by writing a 1 to the PSRC bit. Figure 4-33 illustrates the register format.

NOTE
The port processor ignores PSRCR if it is in the uninitialized/maintenance, disabled/maintenance, uninitialized, or disabled state.

Figure 4-33 Port Status Release Control Register Bit Map

4.6.11 Port Enable Control Register (PECR)

Address Offset = 91C Hexadecimal

The VMS port driver software places the port processor in the enabled or enabled/maintenance state by writing a 1 into bit 00 of the PECR. Figure 4-34 illustrates the register format.

NOTE
The port processor ignores PECR if it is in the enabled, uninitialized, uninitialized/maintenance, or enabled/maintenance state.

Figure 4-34 Port Enable Control Register Bit Map
4.6.12 Port Disable Control Register (PDCR)

Address Offset = 920 Hexadecimal

The VMS port driver software places the port processor in the disabled or disabled/maintenance state by writing a 1 into bit 00 of the PDCR. When the port processor is disabled (the microcode having completed a disable sequence), it requests an interrupt by setting the PDC bit set in the PSR. Figure 4-35 illustrates the register format.

NOTE
The port processor ignores PDCR if it is in the uninitialized/maintenance, disabled/maintenance, uninitialized, or disabled state.

Figure 4-35 Port Disable Control Register Bit Map

4.6.13 Port Initialize Control Register (PICR)

Address Offset = 924 Hexadecimal

The VMS port driver software places the port processor in the initialized state by writing a 1 into bit 00 of the PICR. When the port processor completes initialization, it sets the PIC bit in the PSR, requests an interrupt, and enters the disabled or disabled/maintenance state. Figure 4-36 illustrates the register format.

NOTE
The port processor ignores PICR if it is in the disabled/maintenance or disabled state. The port processor goes to the disabled/maintenance or disabled state if it looses processing status.

Figure 4-36 Port Initialize Control Register Bit Map
4.6.14 Port Datagram Free Queue Control Register (PDFQCR)

Address Offset = 928 Hexadecimal

The VMS port driver software sets the DFQC bit in PDFQCR if the datagram free queue is empty. Figure 4-37 illustrates the register format.

NOTE
The port processor ignores PDFQCR if it is in the uninitialize/maintenance, disabled/maintenance, uninitialized, or disabled state.

![Figure 4-37 Port Datagram Free Queue Control Register Bit Map](image)

4.6.15 Port Message Free Queue Control Register (PMFQCR)

Address Offset = 92C Hexadecimal

The VMS port driver software sets the MFQC bit in PMFQCR if the message free queue is empty. Figure 4-38 illustrates the register format.

NOTE
The port processor ignores PMFQCR if it is in the uninitialized, disabled, uninitialized/maintenance, or disabled/maintenance state.

![Figure 4-38 Port Message Free Queue Control Register Bit Map](image)
4.6.16 Port Maintenance Timer Control Register (PMTCR)

Address Offset = 930 Hexadecimal

The PMTCR allows the VMS port driver software to control the expiration time of the boot and sanity timers. Both timers are reset to their initial value whenever a 1 is written into bit 00 of the PMTCR. If PMTCR is not written before the expiration time, then the port will request an SE interrupt (SE bit of the PSR is set) and enter the uninitialized/maintenance state. Figure 4-39 illustrates the register format.

NOTE
PMTCR is ignored if the maintenance timers are disabled through either the MTD bit being set in the PMCSR, or the port entering the uninitialized state.

Figure 4-39 Port Maintenance Control Register Bit Map

4.6.17 Port Maintenance Timer Expiration Control Register (PMTECR)

Address Offset = 934 Hexadecimal

The VMS port driver software forces a maintenance timer expiration interrupt by setting bit 00 of the PMTECR. Figure 4-40 illustrates the register format.

NOTE
PMTECR can be written only when the MTD bit in PMCSR is clear, and the port is in the enabled, enabled/maintenance, disabled/maintenance, or disabled state.

Figure 4-40 Port Maintenance Timer Expiration Control Register Bit Map
4.6.18 Port Failing Address Register (PFAR)

Address Offset = 938 Hexadecimal

The PFAR contains the memory address at which a failure occurred after a memory system error (MSE) or data structure error (DSE) interrupt, or after a response with a buffer memory system error status (type=6 in the response status field of VMS issued port commands). The failing address may be the exact address, an address in the same page as the failing address, or, in the case of DSE interrupts, an address in some part of the data structure.

Figure 4-41 illustrates the register format. The bit assignments are described in Table 4-13.

**NOTE**
The PFAR is used by the VMS port driver software and is valid only when the operational port microcode is loaded and running.

The contents of the PFAR register are only valid when the MSE or DSE bit of the PSR is set (first error logged), or there is a response with a buffer memory system error (last error logged).

![Figure 4-41 Port Failing Address Register Bit Map](MKVBS-0851)

<table>
<thead>
<tr>
<th>Table 4-13 Port Failing Address Register Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit</td>
</tr>
<tr>
<td>-----------------------------------------------</td>
</tr>
<tr>
<td>&lt;31:00&gt;</td>
</tr>
<tr>
<td>—</td>
</tr>
<tr>
<td>—</td>
</tr>
</tbody>
</table>
4.6.19 Port Error Status Register (PESR)

Address Offset = 93C Hexadecimal

The PESR indicates the type of error which resulted from a DSE interrupt (DSE bit in the PSR being set). Figure 4-42 illustrates the register format. The bit assignments are described in Table 4-14.

NOTE
This register is used by the VMS port driver software and is valid only when the operational port microcode is loaded and running, and only after a DSE interrupt has occurred.

Table 4-14 Port Error Status Register Bits

<table>
<thead>
<tr>
<th>Hex Code</th>
<th>VMS Error</th>
<th>PFAR Contents</th>
<th>Error Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>SYS_VA_FRM</td>
<td>Virtual address</td>
<td>Illegal system virtual address format (Bits &lt;31:30, &lt;10&gt;).</td>
</tr>
<tr>
<td>2</td>
<td>NX_SYS_VA</td>
<td>Virtual address</td>
<td>Nonexistent system virtual address (VA&lt;29:09&gt; = SPT_LEN).</td>
</tr>
<tr>
<td>3</td>
<td>INV_SYS_PTE</td>
<td>Virtual address</td>
<td>Invalid system PTE (Bits &lt;31, 26, 22&gt;).</td>
</tr>
<tr>
<td>4</td>
<td>INV_BUF_PTE</td>
<td>PTE virtual address</td>
<td>Invalid system PTE (Bits &lt;31, 26, 22&gt;).</td>
</tr>
<tr>
<td>5</td>
<td>NX_GLBL_VA</td>
<td>Virtual address</td>
<td>Nonexistent system global virtual address (GPXT= GPT_LEN).</td>
</tr>
</tbody>
</table>

Figure 4-42 Port Error Status Register Bit Map
4.6.20 Port Parameter Register (PPR)

Address Offset = 940 Hexadecimal

The PPR contains the port number and other port parameters. It is set up by the CIPA control store microcode during the port initialization process and is valid in any state except the uninitialized state. Figure 4-43 illustrates the register format. The bit assignments are described in Table 4-15.

NOTE

PPR is a read/write register but writing to the PPR will destroy the port state with unpredictable results. This register is used by the VMS port driver software and is valid only when the operational port microcode is loaded and running.

![Figure 4-43 Port Parameter Register Bit Map](MKV85-2554)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Comment/Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;31&gt;</td>
<td>System size</td>
<td>When clear indicates that there is a maximum of 16 nodes allowed on the CI. When set indicates that there is a maximum of 224 nodes allowed on the system.</td>
</tr>
<tr>
<td>&lt;27:16&gt;</td>
<td>Internal buffer length</td>
<td>Indicates the size of the internal buffers available for the message and data transfers. It is preset to 1016, 3F9 (hexadecimal).</td>
</tr>
<tr>
<td>&lt;07:00&gt;</td>
<td>Port number</td>
<td>Indicates the CI adapter node number set by the switches located on the L0100 module.</td>
</tr>
</tbody>
</table>
NOTE
Only one unterminated pair of cables are permitted per data path on the CI bus. The above rule allows for the following:

- Power removal and restoration for an individual node.
- Removal of the L0100 module while the node is fully cabled.
- Disconnection of any or all cables at any point between a node backplane and the star coupler.

The procedures listed below will not disrupt the operation of properly configured nodes on the same data path in an on-line situation.

- When testing the CI, the L0100 module should always have proper termination. This implies using either the star coupler or proper attenuator pads for termination.
- If using the star coupler, be aware that diagnostics do not expect collisions on the CI. Diagnostic errors can occur if the node being tested is attached to a "live" star coupler.
- The attenuator pad may be used either at the bulkhead panel assembly of the CI port with modularity cables or at the end of the CI cables at the star coupler end.
APPENDIX B
CI BACKPLANE JUMPER

B.1 BOOT TIMER PARAMETERS

<table>
<thead>
<tr>
<th>Time</th>
<th>W1</th>
<th>W2</th>
<th>W3</th>
<th>W4</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
</tr>
<tr>
<td>0100</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
</tr>
<tr>
<td>0200</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
</tr>
<tr>
<td>0300</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
</tr>
<tr>
<td>0400</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
</tr>
<tr>
<td>0500</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
</tr>
<tr>
<td>0600</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
</tr>
<tr>
<td>0700</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
</tr>
<tr>
<td>0800</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
</tr>
<tr>
<td>0900</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
</tr>
<tr>
<td>1000</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
</tr>
<tr>
<td>1100</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
</tr>
<tr>
<td>1200</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
</tr>
<tr>
<td>1300</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
</tr>
<tr>
<td>1400</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
</tr>
<tr>
<td>1500</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
</tr>
</tbody>
</table>

B.2 EXTENDED HEADER/TRAILER (W5)

In  = Extended header/trailer
Out = Normal header/trailer

B.3 ALTER DELTA TIME (W6)

In  = Long delta time
Out = Short delta time

B.4 DISABLE ARBITRATION (W7)

In  = Disable normal arbitration
Out = Allow normal arbitration
B.5 EXTENDED ACKNOWLEDGEMENT TIMEOUT (W8)

In = Long timeout
Out = Short timeout

NOTE
Jumper W8 must be in whenever jumper W5 is in.