ENGINEERING CHANGE ORDER

NO. 4861 DATE 14 Jun 88
PAGE 1 OF 1

EQUIPMENT AFFECTED:
DCP-286 Module

EFFECTIVITY:
All units in house

REASON FOR CHANGE:
Rev E documents the change from Rev C to D of PT1010247-xx for the removal of +5V from DB25 connectors for safety reasons.

DOCUMENT NUMBER REV TITLE/DESCRIPTION NEXT ORDER ON ORDER RECEIVING & INSPECTION IN STOCK IN PROCESS SPARES
FROM TO
PT1051029-00 D E DCP Module Installation and Technical Reference 5 5 5 5 5 5

Instructions:
Use PT1051029-00 Rev E with PT1010247-xx Rev D
Replace cover
Replace page 2-11
Reproduced in house

DISPOSITION NOTE:

ORIGINATOR L. Bridges
DESIGN SERVICES 
QUALITY CONTROL

PROJECT ENGINEER
MANUFACTURING

FIELD SERVICE
TEST ENGINEERING
CERTIFICATION

E
PUBLICATION CHANGE NOTICE

SYSTEM AFFECTED
DCP-286

<table>
<thead>
<tr>
<th>PUBLICATION NUMBER</th>
<th>PUBLICATION TITLE</th>
<th>REV</th>
<th>EFFECTIVE DATE</th>
</tr>
</thead>
<tbody>
<tr>
<td>PT1051029-00</td>
<td>DCP-286 Module Installation and Technical Reference Guide</td>
<td>C</td>
<td>23 FEB 88</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D</td>
<td></td>
</tr>
</tbody>
</table>

TYPE ACTION TYPE ACTION
IN STOCK See Instructions DISTRIBUTED, HOUSE See Instructions
ON ORDER See Instructions DISTRIBUTED, FIELD See Instructions

REASON:
To revise FCC classification from Class B to Class A.

INSTRUCTIONS:
Print and distribute the following pages:
Cover
Inventory Checklist
iv, 3-8, 3-10
4-24, 4-25

ORIGINATOR
L.L. Karanja

ENGINEERING SERVICES

QUALITY CONTROL
Susi Way

FIELD SERVICE

PUBLICATIONS

MANUFACTURING

MARKETING
SYSTEM AFFECTED

DCP-286

<table>
<thead>
<tr>
<th>PUBLICATION NUMBER</th>
<th>PUBLICATION TITLE</th>
<th>REV</th>
<th>EFFECTIVE DATE</th>
</tr>
</thead>
<tbody>
<tr>
<td>PT1051029-00</td>
<td>DCP-286 Module Installation and Technical Reference Guide</td>
<td>B</td>
<td>19 JAN 88</td>
</tr>
</tbody>
</table>

TYPE  ACTION  TYPE  ACTION
IN STOCK  See Instructions  DISTRIBUTED, HOUSE  See Instructions
ON ORDER  See Instructions  DISTRIBUTED, FIELD  See Instructions

REASON:

1) Add new time constant in Table 4-11.
2) Update information on initialization of the 8529 interrupt controller (subsection 4.7.1).
3) Remove +12 v from user interface (figures 4-11, 4-12, and 4-13).
4) Delete Addendum AD0053 because the 6 mHz version is no longer necessary.

INSTRUCTIONS:

Print and distribute.
No longer include the AD0053.
## SYSTEM AFFECTED

**DCP-286**

<table>
<thead>
<tr>
<th>Publication Number</th>
<th>Publication Title</th>
<th>REV</th>
<th>Effective Date</th>
</tr>
</thead>
<tbody>
<tr>
<td>PT1051029-00</td>
<td>DCP-286 Module Installation and Technical Reference Guide</td>
<td>A</td>
<td>B</td>
</tr>
</tbody>
</table>

### DISPOSITION

<table>
<thead>
<tr>
<th>Type</th>
<th>Action</th>
<th>Type</th>
<th>Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>IN STOCK</td>
<td>Discard</td>
<td>DISTRIBUTED, HOUSE</td>
<td>Discard</td>
</tr>
<tr>
<td>ON ORDER</td>
<td>Use Rev B</td>
<td>DISTRIBUTED, FIELD</td>
<td>Discard</td>
</tr>
</tbody>
</table>

**REASON:**

To delete references to 6 MHz and convert to 8 MHz operation.

**INSTRUCTIONS:**

Print and distribute.

---

**ORIGINATOR**

H. Goldman

**ENGINEERING SERVICES**

**ENGINEERING**

**MANUFACTURING**

**QUALITY CONTROL**

Susi M. Way

**FIELD SERVICE**

**PUBLICATIONS**

**MARKETING**
DCP-286 MODULE
INSTALLATION AND
TECHNICAL REFERENCE GUIDE
Information furnished in this guide is believed to be accurate and reliable. However, Emulex Corporation assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use. Emulex Corporation reserves the right to change product specifications at any time without notice.

No part of this document may be reproduced by any means, nor translated, nor transmitted to any magnetic medium without the written consent of Emulex Corporation.

The following trademarks of Emulex Corporation are used in this guide:

- Cliffhanger
- DCP-88
- DCP-286
- DCP-EXEC

IBM(r) is a registered trademark of International Business Machines Corporation. iAPX 286 is a trademark of Intel Corporation.

**WARNING**

This equipment generates, uses, and can radiate radio frequency energy, and if not installed and used in accordance with the technical manual, may cause interference to radio communications. It has been tested and found to comply with the limits for a Class A computing device pursuant to Subpart J of Part 15 of Federal Communications Commission (FCC) Rules, which are designed to provide reasonable protection against such interference when operating in a commercial environment. Operation of this equipment in a residential area is likely to cause interference in which case the user at his own expense will be required to take whatever measures may be required to correct the interference.

Copyright (c) 1987 Emulex Corporation

First Printed: January, 1987

All rights reserved worldwide.
Printed in the U.S.A.
**READ THIS FIRST**

Please check your DCP-286. Refer to the product identification tag to ascertain the top assembly number of the board. If your DCP-286 has the top assembly number PT1010229, please note the following changes in this manual:

1. On p. 2-2, the jumper should be between E7 and E8 rather than between E6 and E7.

2. On pages 4-27 and 4-28, please use the column for 3.6864 MHz time constants from the following tables:

Table 4-10. Synchronous Time Constants

<table>
<thead>
<tr>
<th>Baud Rate</th>
<th>7.3728 MHz*</th>
<th>3.6864 MHz**</th>
</tr>
</thead>
<tbody>
<tr>
<td>64 K</td>
<td>0038</td>
<td>001B</td>
</tr>
<tr>
<td>56 K</td>
<td>0040</td>
<td>001 F</td>
</tr>
<tr>
<td>38.4 K</td>
<td>005E</td>
<td>002E</td>
</tr>
<tr>
<td>19.2 K</td>
<td>00BE</td>
<td>005E</td>
</tr>
<tr>
<td>9600</td>
<td>017E</td>
<td>00BE</td>
</tr>
<tr>
<td>7200</td>
<td>01FE</td>
<td>00FE</td>
</tr>
<tr>
<td>4800</td>
<td>02FE</td>
<td>01FE</td>
</tr>
<tr>
<td>3600</td>
<td>03FE</td>
<td>02FE</td>
</tr>
<tr>
<td>2400</td>
<td>05FE</td>
<td>03FE</td>
</tr>
<tr>
<td>2000</td>
<td>0732</td>
<td>0398</td>
</tr>
<tr>
<td>1800</td>
<td>07FE</td>
<td>03FE</td>
</tr>
<tr>
<td>1200</td>
<td>08FE</td>
<td>05FE</td>
</tr>
<tr>
<td>600</td>
<td>17FE</td>
<td>0BF E</td>
</tr>
<tr>
<td>300</td>
<td>2FFE</td>
<td>17FE</td>
</tr>
<tr>
<td>150</td>
<td>6002</td>
<td>3000</td>
</tr>
<tr>
<td>134.5</td>
<td>6B0E</td>
<td>3586</td>
</tr>
<tr>
<td>110</td>
<td>82E6</td>
<td>4172</td>
</tr>
<tr>
<td>75</td>
<td>BFFE</td>
<td>5FFE</td>
</tr>
</tbody>
</table>

* Top Assembly Number PT1010247 (8 MHz)
** Top Assembly Number PT1010229 (6 MHz)
Table 4-11. Asynchronous Time Constants
(Divided by 16)

<table>
<thead>
<tr>
<th>Baud Rate</th>
<th>Time Constant (in hex)</th>
<th>7.3728 MHz*</th>
<th>3.6864 MHz**</th>
</tr>
</thead>
<tbody>
<tr>
<td>38.4 K</td>
<td>0004</td>
<td>0001</td>
<td></td>
</tr>
<tr>
<td>19.2 K</td>
<td>000A</td>
<td>0004</td>
<td></td>
</tr>
<tr>
<td>9600</td>
<td>0016</td>
<td>000A</td>
<td></td>
</tr>
<tr>
<td>7200</td>
<td>001E</td>
<td>0016</td>
<td></td>
</tr>
<tr>
<td>4800</td>
<td>002E</td>
<td>001E</td>
<td></td>
</tr>
<tr>
<td>3600</td>
<td>003E</td>
<td>002E</td>
<td></td>
</tr>
<tr>
<td>2400</td>
<td>005E</td>
<td>003E</td>
<td></td>
</tr>
<tr>
<td>2000</td>
<td>0072</td>
<td>005E</td>
<td></td>
</tr>
<tr>
<td>1800</td>
<td>007E</td>
<td>007E</td>
<td></td>
</tr>
<tr>
<td>1200</td>
<td>00BE</td>
<td>00BE</td>
<td></td>
</tr>
<tr>
<td>600</td>
<td>017E</td>
<td>017E</td>
<td></td>
</tr>
<tr>
<td>300</td>
<td>02FE</td>
<td>02FE</td>
<td></td>
</tr>
<tr>
<td>150</td>
<td>05FE</td>
<td>05FE</td>
<td></td>
</tr>
<tr>
<td>134.5</td>
<td>06B0</td>
<td>0357</td>
<td></td>
</tr>
<tr>
<td>110</td>
<td>082C</td>
<td>0415</td>
<td></td>
</tr>
<tr>
<td>75</td>
<td>0BFE</td>
<td>05FE</td>
<td></td>
</tr>
<tr>
<td>50</td>
<td>11FE</td>
<td>08FE</td>
<td></td>
</tr>
</tbody>
</table>

* Top Assembly Number PT1010247 (8 MHz)
** Top Assembly Number PT1010229 (6 MHz)
INVENTORY CHECKLIST

Your Emulex(r) DCP-286 carton contains the following:

- DCP-286 Module
- Card Guide
- Cliffhanger Assembly
  - Single Cliffhanger (connects second serial line to board)
  - Double Cliffhanger (connects serial lines 3 and 4 to board)
- Diagnostic Diskette (including the Diagnostic Manual as a text file)
- DCP-286 Module Installation and Technical Reference Guide
- Limited Warranty (Printed on Back of Inventory Checklist)

If any items are missing or damaged, consult your place of purchase for the procedure to follow in order to correct the problem.

Insert this documentation into the Guide to Operations (in the section reserved for add-on options) that you received with your IBM Personal Computer.
LIMITED WARRANTY

Emulex Corporation warrants this Personal Computer compatible product to be in good working order for a period of two years from the date of purchase from Emulex Corporation or an authorized Emulex dealer. Should this product fail to be in good working order at any time during this two year warranty period, Emulex Corporation will, at its option, repair or replace this product at no additional charge except as set forth below. Repair parts and replacement products will be furnished on an exchange basis and will be either reconditioned or new. All replaced parts and products become the property of Emulex Corporation. This limited warranty does not include service to repair damage to the product resulting from accident, disaster, misuse, abuse or non-Emulex modification of the product including product expansion through plug-in additions except as provided by Emulex Corporation.

Limited Warranty service may be obtained by delivering the product during the two year warranty period to an authorized Emulex Service Center and providing proof of purchase date. If this product is delivered by mail, you agree to insure the product or assume the risk of loss or damage in transit, to prepay shipping charges to the warranty service location, and to use the original shipping container or equivalent. Contact an authorized Emulex dealer or write to Emulex Corporation, 3545 Harbor Boulevard, Costa Mesa, California 92626 for further information.

ALL EXPRESS AND IMPLIED WARRANTIES FOR THIS PRODUCT, INCLUDING THE WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, ARE LIMITED IN DURATION TO A PERIOD OF TWO YEARS FROM THE DATE OF PURCHASE, AND NO WARRANTIES, WHETHER EXPRESS OR IMPLIED, WILL APPLY AFTER THIS PERIOD. SOME STATES DO NOT ALLOW LIMITATIONS ON THE LENGTH OF IMPLIED WARRANTY; THEREFORE, THE ABOVE LIMITATIONS MAY NOT APPLY TO YOU.

IF THIS PRODUCT IS NOT IN GOOD WORKING ORDER AS WARRANTED ABOVE, YOUR SOLE REMEDY SHALL BE REPAIR OR REPLACEMENT AS PROVIDED ABOVE. IN NO EVENT WILL EMULEX CORPORATION BE LIABLE TO YOU FOR ANY DAMAGES, INCLUDING ANY LOST PROFITS, LOST SAVINGS, OR OTHER INCIDENTAL OR CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF, OR INABILITY TO USE, SUCH PRODUCT, EVEN IF EMULEX CORPORATION OR AN AUTHORIZED EMULEX DEALER HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. ALSO, EMULEX CORPORATION WILL NOT BE LIABLE FOR ANY CLAIM BY ANY OTHER PARTY.

SOME STATES DO NOT ALLOW THE EXCLUSION OR LIMITATION OF INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR CONSUMER PRODUCTS; THEREFORE, THE ABOVE LIMITATIONS OR EXCLUSIONS MAY NOT APPLY TO YOU.

THIS WARRANTY GIVES YOU SPECIFIC LEGAL RIGHTS, AND YOU MAY ALSO HAVE OTHER RIGHTS THAT MAY VARY FROM STATE TO STATE.
### TABLE OF CONTENTS

#### SECTION ONE  INTRODUCTION

1.1 OVERVIEW .......................................................... 1-1
1.1.1 How To Use This Guide ............................................. 1-2
1.1.2 Related Documentation ............................................ 1-2
1.2 GENERAL DESCRIPTION .............................................. 1-3
1.3 HARDWARE AND SOFTWARE REQUIREMENTS ....................... 1-4
1.4 COMPATIBILITY WITH THE DCP-88 MODULE ...................... 1-4
1.4.1 Control Registers .................................................. 1-4
1.4.2 Shared Memory .................................................... 1-5
1.4.3 Interrupts ......................................................... 1-5
1.4.4 Timers ................................................................ 1-5
1.5 PERFORMANCE ........................................................ 1-6
1.6 CONFIGURATION OPTIONS ........................................... 1-6
1.7 FEATURES ............................................................ 1-7

#### SECTION TWO DCP-286 MODULE SETUP

2.1 OVERVIEW ................................................................ 2-1
2.2 CHECKING THE FACTORY CONFIGURATION ...................... 2-1
2.3 OPTION SWITCHES .................................................... 2-3
2.3.1 Base I/O Address to PC ............................................ 2-3
2.3.2 DCP-286 Memory ................................................... 2-3
2.3.3 AT Bus Configuration .............................................. 2-3
2.4 JUMPER SELECTABLE OPTIONS ..................................... 2-5
2.4.1 Selection of Timer Input Clock Rate ......................... 2-5
2.4.2 PC Interrupt Level .................................................. 2-6
2.4.3 Local Interrupt Level .............................................. 2-7
2.4.4 PC I/O Channel Check Disable .................................. 2-7
2.4.5 DTE/DCE Configurations ....................................... 2-8
2.4.6 RS-422 System Voltage ........................................... 2-11
2.4.7 8/16-Bit Data Transfers .......................................... 2-11
2.4.8 2/4 Communication Line Option .............................. 2-12

#### SECTION THREE INSTALLATION

3.1 OVERVIEW .......................................................... 3-1
3.1.1 Tool Requirements .................................................. 3-1
3.2 REMOVING THE SYSTEM UNIT COVER ......................... 3-1
3.3 INSTALLING THE DCP-286 ........................................... 3-4
3.4 CONNECTING EXTERNAL EQUIPMENT TO THE DCP-286 ................................................................................................................. 3-4
3.5 RUNNING THE DCP-286 DIAGNOSTIC ............................... 3-9
3.6 PROBLEMS AFTER INSTALLATION .................................. 3-9
3.6.1 Minimizing Radio Frequency Interference .................. 3-11
SECTION FOUR  HARDWARE TECHNICAL INFORMATION

4.1  OVERVIEW ................................................................. 4-1
4.2  HARDWARE OVERVIEW ................................................. 4-1
4.3  PC INTERFACE ............................................................ 4-4
4.3.1  Control Registers ................................................... 4-4
4.3.1.1  Control Register 1 ............................................... 4-5
4.3.1.2  Control Register 2 ............................................... 4-8
4.3.1.3  Control Register 3 ............................................... 4-11
4.3.1.4  Example of Shared Memory Setup ......................... 4-14
4.3.2  Local vs Transparent Mode .................................... 4-16
4.3.3  Interrupts ............................................................. 4-17
4.4  LOCAL I/O ADDRESSES ............................................... 4-17
4.5  LOCAL CONTROL REGISTER ....................................... 4-19
4.6  LOCAL STATUS REGISTER .......................................... 4-20
4.7  LOCAL INTERRUPTS .................................................. 4-21
4.7.1  Initialization of the 8259 Interrupt Controller .......... 4-21
4.7.2  Priority .............................................................. 4-22
4.8  TIMERS ................................................................. 4-23
4.9  DIRECT MEMORY ACCESS (DMA) .................................. 4-23
4.9.1  Page Addressing .................................................... 4-24
4.9.2  Line Configurations ................................................ 4-24
4.9.3  Initializing the 8237 DMA Controller ...................... 4-25
4.9.4  DMA Transfer Mode ............................................... 4-25
4.10 8530 SERIAL I/O OPERATION .................................... 4-25
4.10.1  Programming Restrictions ..................................... 4-26
4.10.2  Modem Control ..................................................... 4-26
4.10.3  Baud Rate Generator ............................................ 4-27
4.11  RS-232 SERIAL INTERFACES ...................................... 4-28

SECTION FIVE  PROGRAMMING

5.1  DMA TEST PROGRAM .................................................. 5-1
5.2  DMAPC MODULE .......................................................... 5-1
5.2.1  Initialize DCP-286 Control Registers ....................... 5-2
5.2.2  Set DCP-286 Power-On Reset Vector ......................... 5-2
5.2.3  Download DCP-286 Program and Verify ..................... 5-2
5.2.4  Prompt User Input of Test Parameters and ................. 5-3
    Initialize Values ................................................... 5-3
5.2.5  Start Execution of DCP-286 Test Program ................. 5-3
5.2.6  Monitor Values of DMA Test Program Error Variables .... 5-3
5.2.7  Display Messages for Error Conditions ..................... 5-3
5.3  DMADCP MODULE ....................................................... 5-4
5.3.1  Half-Duplex Receive Test ....................................... 5-4
5.3.2  Half-Duplex Transmit Test ..................................... 5-5
5.3.3  Full-Duplex Test ................................................ 5-6

APPENDIX A  JUMPER AND SWITCH SUMMARY ........................... A-1
FIGURES

Figure 1-1  The Emulex DCP-286 Module ................................................. 1-3
Figure 2-1  Layout Drawing of the DCP-286: Factory  
  Jumper and Switch Configurations ........................................... 2-2
Figure 2-2  Base I/O Address Switch Settings ..................................... 2-4
Figure 2-3  Options for Timer Input Clock Rate ................................... 2-5
Figure 2-4  Interrupt Level Choices - IBM PC ...................................... 2-6
Figure 2-5  Interrupt Level Choices - PC-AT ...................................... 2-6
Figure 2-6  IR3 Interrupt Selections ................................................ 2-7
Figure 2-7  PC I/O Channel Check Disable .......................................... 2-7
Figure 2-8  Line 1 As DTE .............................................................. 2-8
Figure 2-9  Line 1 As DCE .............................................................. 2-9
Figure 2-10 Line 2 – DTE and DCE Positions ....................................... 2-10
Figure 2-11 Line 3 – DTE and DCE Positions ....................................... 2-10
Figure 2-12 Line 4 – DTE and DCE Positions ....................................... 2-10
Figure 2-13 RS-422 Voltage Setup .................................................... 2-11
Figure 2-14 Jumper for 16-Bit Data Transfers ..................................... 2-12
Figure 2-15 Jumper for Operation with Two Communication  
  Lines ................................................................................. 2-12

Figure 3-1  Removing the Cover Mounting Screws .................................. 3-2
Figure 3-2  Removing the System Unit Cover .......................................... 3-3
Figure 3-3  Removing the Expansion Slot Cover ..................................... 3-4
Figure 3-4  Installing the Forward Card Guide ....................................... 3-5
Figure 3-5  Seating the Adapter in the IBM Motherboard ......................... 3-6
Figure 3-6  Location of Connectors for Ribbon Cables............................. 3-7
Figure 3-7  Attaching the Cliffhangers ............................................... 3-8

Figure 4-1  DCP-286 Block Diagram ..................................................... 4-2
Figure 4-2  Layout of Control Register 1 .............................................. 4-5
Figure 4-3  Layout of Control Register 2 .............................................. 4-8
Figure 4-4  Layout of Control Register 3 .............................................. 4-11
Figure 4-5  Example of Shared Memory Window .................................... 4-15
Figure 4-6  Layout of Local Control Register ....................................... 4-19
Figure 4-7  Layout of Local Status Register ......................................... 4-20
Figure 4-8  Layout of Representative DMA Page Register ..................... 4-24
Figure 4-9  Cabling Signals for RS-232 Interfaces .................................... 4-29
Figure 4-10 Simplified Schematic of Serial Port 1 ................................... 4-30
Figure 4-11 Simplified Schematic of Serial Port 2 ................................... 4-31
Figure 4-12 Simplified Schematic of Serial Port 3 ................................... 4-32
Figure 4-13 Simplified Schematic of Serial Port 4 ................................... 4-33

Table of Contents  v
# TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-1</td>
<td>Maximum Transfer Rates -- Background Processing Not Considered</td>
<td>1-6</td>
</tr>
<tr>
<td>4-1</td>
<td>SGA0-SGA5 Bit Relationship</td>
<td>4-8</td>
</tr>
<tr>
<td>4-2</td>
<td>16-KB Memory Segment Addressing</td>
<td>4-10</td>
</tr>
<tr>
<td>4-3</td>
<td>SGSTA0-SGSTA5 Bit Relationship</td>
<td>4-12</td>
</tr>
<tr>
<td>4-4</td>
<td>Window Size Bit Configurations</td>
<td>4-12</td>
</tr>
<tr>
<td>4-5</td>
<td>16-KB Starting Addresses -- Window Less Than 1 MB</td>
<td>4-13</td>
</tr>
<tr>
<td>4-6</td>
<td>Starting Addresses -- Window of 1 MB</td>
<td>4-14</td>
</tr>
<tr>
<td>4-7</td>
<td>I/O Addresses</td>
<td>4-18</td>
</tr>
<tr>
<td>4-8</td>
<td>Interrupt Priority and Vector Addresses</td>
<td>4-22</td>
</tr>
<tr>
<td>4-9</td>
<td>Supported Modem Control Signals</td>
<td>4-26</td>
</tr>
<tr>
<td>4-10</td>
<td>Synchronous Time Constants (3.6864 MHz)</td>
<td>4-27</td>
</tr>
<tr>
<td>4-11</td>
<td>Asynchronous Time Constants (3.6864 MHz) (Divided by 16)</td>
<td>4-28</td>
</tr>
<tr>
<td>A-1</td>
<td>Factory Configuration Summary</td>
<td>A-1</td>
</tr>
<tr>
<td>A-2</td>
<td>Configuration Options</td>
<td>A-2</td>
</tr>
</tbody>
</table>
1.1 Overview

This guide explains how to install and use the Emulex DCP-286 Module, a high performance, multiprotocol communications processor card designed to provide parallel processing capability for the IBM PC, PC-XT, PC-AT, and IBM-compatibles. This guide includes technical reference information about the hardware and software to aid you in programming and using the module for custom applications.

The flexible architecture of the DCP-286 coupled with the power of the on-board 80286 microprocessor provide powerful co-processing capabilities. They elevate the PC to a general-purpose "work horse," regardless of the application or industry, as follows:

- from multitasking, multiprocessing applications where the PC acts as a workstation
- to sophisticated communications networking where you need to build a "PC within a PC"

By using such state-of-the-art technology as the Intel iAPX 286 microprocessor system, surface mount components, and CMOS and AS/ALS Schottky devices, DCP-286 design emphasizes power, performance, and flexibility. The goal is to provide an efficient environment, so that users, original equipment manufacturers (OEMs), systems developers, and systems integrators can get the most from the PC.
1.1.1 How To Use This Guide

This guide contains information for setting up and installing the DCP-286 Module as follows:

- Section One (Introduction) introduces the DCP-286. The unique features and capabilities of the module in relation to specific uses are explored. Performance factors and compatibility with other Emulex DCP-88 products are also included.

- Section Two (DCP-286 Module Setup) describes how to set the switches and jumpers on the DCP-286.

- Section Three (DCP-286 Module Installation) describes how to physically install the board in your PC.

- Section Four explores the technicalities of the DCP-286 hardware.

- Section Five explains how to use the sample DMA program supplied on the diskette as an example to guide you in programming for the DCP-286.

- Appendix A is a summary of the switch and jumper settings.

1.1.2 Related Documentation

Although this guide includes technical information about the operation and programming of the DCP-286, it does not describe the instruction set or give technical details about the Intel iAPX 286 microprocessor system, 8530 Serial Communications Controller device, 8259 Interrupt Controller, or the 8254 Counter/Timer device. This manual does not include specific information about the IBM family of PCs.

For additional information in these areas, refer to the following documents:

- Technical Reference Personal Computer PC
  IBM Corporation # 1502234, April 1983.

- Technical Reference Personal Computer AT
  IBM Corporation # 1502494, March 1984.

- DCP/VM Module for the IBM PC

- Microsystem Components Handbook, Vols I and II

- Memory Components Handbook Supplement

- Technical Manual, Z8030/Z8530 SCC Serial Communications Controller
  Zilog, Inc. # 00-2057-02, 1983.
1.2 General Description

The Emulex DCP-286 Module (Figure 1-1) is a high-performance, multiprotocol communications processor with on-board "intelligence" that fits in a full-size expansion slot. It is ideal as a front-end communications processor to offload the overhead associated with handling communications. Architecturally, the DCP-286 hardware is flexible and powerful enough for creating "a computer within a computer" by writing software to handle your co-processing needs.

As an "intelligent" controller, the DCP-286 provides four multiprotocol communications lines (RS-232) with four DMA channels that are software configurable from full-duplex to four half-duplex lines.

Memory is fixed at 512 KB. The DCP-286 can share memory with the PC through a user-selectable 16/32/64 KB window that is enabled/disabled under software control.

A communications piggyback adapter can be provided as a means for converting all four communications lines to RS-422/485.

Figure 1-1. The Emulex DCP-286 Module
1.3 Hardware and Software Requirements

An IBM PC, PC-XT, PC-AT, or IBM-compatible with a minimum of 256 KB of RAM and one floppy disk drive is required to support the DCP-286.

The DCP-286 is not dependent on any particular operating system -- rather, user-written software drivers and applications tailor the DCP-286 functionality to fit the specific needs.

1.4 Compatibility with the DCP-88 Module

The Emulex DCP-88/VM Module (herein referred to as the DCP-88) is the predecessor to the DCP-286 Module. A multiprotocol, communications processor board with an on-board 8088 microprocessor, the DCP-88 is generally compatible with the DCP-286. However, some areas of functional differences must be considered between the two modules. These areas are outlined in the following subsections.

1.4.1 Control Registers

Although the DCP-286 has three control registers to the one control register on the DCP-88, the control and status bits for the DCP-286 are virtually the same as the DCP-88 except for some default values in the second and third control registers.

Control Register 1: In a write operation, bits 0 through 7 of this register are identical between the two modules. No differences in the control functions of the register exist between the DCP-286 and the DCP-88.

A read operation of this register produces identical results for the two modules except for bit 4.

In the DCP-88, bits 4 and 5 are the memory size status bits. When a 0 is read from bit 4, two banks of memory are installed. In the DCP-286, memory size is fixed at 512 KB; therefore, bits 4 and 5 are returned as 0,0.
Control Register 2: Two bits in Control Register 2 must be set on the DCP-286 to ensure compatibility with the DCP-88. Bit 7 must be set to a 1 to enable interrupts to the PC, and bit 6 must be set to a 1 to enable shared memory.

Bits 6 and 7 are cleared to a 0 after a power-on reset.

Control Register 3: Unlike the DCP-88, the PC’s base address for shared memory is programmable in the DCP-286. After a power-on reset, this base address is 00000 and the window size is 64 KB. Before shared memory can be used, the base address must be defined by Control Register 3. (See Section 4.3.1.3.)

1.4.2 Shared Memory

Unlike the DCP-88, shared memory on the DCP-286 can be initialized and verified without going into transparent mode. Parity checking is enabled after a power-on reset and is not affected by a programmed reset.

1.4.3 Interrupts

Unlike the DCP-88, which has certain interrupts fixed by hardware, the DCP-286 interrupts are tri-stateable and must be enabled by setting bit 7 of Control Register 2 to a 1. The interrupt vectors for the timers and the maskable interrupt from the PC are under program control and are no longer fixed. These interrupts are also maskable through the 8259 Interrupt Controller. (See Section 4.7.)

Transparent interrupts for the DCP-286 are on the same level as the programmable interrupt request to the PC.

1.4.4 Timers

An Intel 8254 timer on the DCP-286 provides three timer counters. The DCP-88 time interval of 17.8 milliseconds (ms) can be realized by any of these three counters. (See Section 4.8.)
1.5 Performance

Using DMA, the DCP-286 is capable of supporting high speed data transfers. The general performance of the 80286 microprocessor as compared to the 8088 4.77 MHz microprocessor is assumed to be twice as high with a 20% improvement because of the 16-bit memory structure.

The rates shown in Table 1-1 are the limits of the DCP-286 as defined by DMA hardware and the Serial Communications Controllers (SCCs). Background processing has not been considered in these figures.

Table 1-1. Maximum Transfer Rates
(Background Processing not Considered*)

<table>
<thead>
<tr>
<th>Module Configuration</th>
<th>Bits/sec Per Line</th>
<th>Bits/sec Aggregate</th>
</tr>
</thead>
<tbody>
<tr>
<td>8 MHz</td>
<td>1.5 M</td>
<td>1.830 M</td>
</tr>
</tbody>
</table>

* In determining actual performance with a typical application, background processing becomes a factor.

Background processing is the amount of time it takes to process each character after it has been received into memory from the 8530 SCCs. The time required to transfer the character from the SCC to memory is considered foreground processing time.

1.6 Configuration Options

The DCP-286 is set up to support an optional RS-422/485 piggyback board interface. RS-232 drivers and receivers (U48, U49, U64, U65, U85, U86, U87, and U92) are in sockets. These drivers/receivers may be replaced with 14-pin shunts to provide TTL levels to the headers for each communication line. Provision is made to support the RS-422/485 piggyback adaptor approximately one inch by eight inches for protocol conversion.

CAUTION

Do not use 16-pin shunts to replace RS-232 drivers/receivers, as this will short -12 V to ground, and blow fuse F1.
1.7 Features

The main features of the DCP-286 module are as follows:

- 80286 microprocessor -- 8 MHz; 0 wait states; interleaved memory.
- Four, multiprotocol communications lines:
  - DTE/DCE configurable
  - Software configurable DMA support: 4 half-duplex lines; 2 full-duplex lines; or 2 half-duplex lines and 1 full-duplex line.
- Three timer counters with maskable interrupts.
- 16/32/64 KB shared memory window sizes
2.1 Overview

This section describes the various selectable configuration options on the DCP-286. You should choose the setup for your needs and make the selections before you install the module in your PC.

Setting up the DCP-286 module consists of setting switches on the SW1 switch bank and installing or removing jumpers at various locations on the module. Section 2.2 shows the factory configuration. If you choose the factory configuration, you should check to be sure the switch positions and jumper placements remained intact during shipping.

If you need to make other selections, Sections 2.3 and 2.4, respectively, describe the switch options and the jumper selections.

2.2 Checking the Factory Configuration

Figure 2-1 is a layout of the DCP-286 for your reference in locating switch and jumper positions on the board and making connections. It also shows the factory configuration. Figure 2-2 shows the switch settings for alternate base I/O addresses for the DCP-286 control registers.
Figure 2-1. Layout Drawing of the DCP-286:
Factory Jumper and Switch Configurations

2-2 DCP-286 Module Setup
Option Switches

Switch bank SW1 (see Figure 2-1) allows you to select the following:

- The I/O base address that the PC sees.
- AT bus configuration with two I/O connectors or PC bus configuration with one connector.

2.3.1 Base I/O Address to PC

The PC sees four Control Register addresses for the DCP-286. You must select the base address for these four Control Registers using switches 1 through 4 on SW1. Figure 2-2 illustrates the various settings.

2.3.2 DCP-286 Memory

Switch 6 on SW1 is configured ON at the factory. In this position, all accesses to DCP-286 memory are "wrapped around" on a 512-KB boundary. The power-on reset address is supported at the top of the 512 KB of DCP-286 memory (7000:FFF0). Switch 6 must remain in the ON position. Otherwise DCP-286 memory will not "wrap around," and the power-on reset address will not be supported.

2.3.3 AT Bus Configuration

Switch 5 on SW1 is configured OFF (OPEN) at the factory. In this position, the DCP-286 is configured for a PC-type bus, and must be configured for 8-bit data transfer (see Section 2.4.7). The DCP-286, in this configuration, may be operated in an AT-type bus with two connectors. The data transfers are, however, limited to 8 bits.

The DCP-286 may be configured for 16-bit data transfer by placing switch 5 on SW1 in the ON (CLOSED) position. In this position, the DCP-286 must be plugged into a PC/AT-type bus with two connectors. This placement allows the DCP-286 to be addressed above the 1M boundary in PC/AT memory. In this configuration, the user **must** configure the DCP-286 for 16-bit data transfer (see Section 2.4.7).
### Option Switches

<table>
<thead>
<tr>
<th>Address</th>
<th>Switch Positions</th>
<th>Address</th>
<th>Switch Positions</th>
</tr>
</thead>
<tbody>
<tr>
<td>03C</td>
<td><img src="image" alt="Switch Positions" /></td>
<td>23C</td>
<td><img src="image" alt="Switch Positions" /></td>
</tr>
<tr>
<td>07C</td>
<td><img src="image" alt="Switch Positions" /></td>
<td>27C</td>
<td><img src="image" alt="Switch Positions" /></td>
</tr>
<tr>
<td>0BC</td>
<td><img src="image" alt="Switch Positions" /></td>
<td>2BC</td>
<td><img src="image" alt="Switch Positions" /></td>
</tr>
<tr>
<td>0FC</td>
<td><img src="image" alt="Switch Positions" /></td>
<td>2FC</td>
<td><img src="image" alt="Switch Positions" /></td>
</tr>
<tr>
<td>13C</td>
<td><img src="image" alt="Switch Positions" /></td>
<td>33C</td>
<td><img src="image" alt="Switch Positions" /></td>
</tr>
<tr>
<td>Factory Configuration</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>17C</td>
<td><img src="image" alt="Switch Positions" /></td>
<td>37C</td>
<td><img src="image" alt="Switch Positions" /></td>
</tr>
<tr>
<td>1BC</td>
<td><img src="image" alt="Switch Positions" /></td>
<td>3BC</td>
<td><img src="image" alt="Switch Positions" /></td>
</tr>
<tr>
<td>1FC</td>
<td><img src="image" alt="Switch Positions" /></td>
<td>3FC</td>
<td><img src="image" alt="Switch Positions" /></td>
</tr>
</tbody>
</table>

Switches 5 and 6 of SW1 are not part of the address configuration.

Figure 2-2. Base I/O Address Switch Settings
2.4 Jumper Selectable Options

Several configuration options for the DCP-286 are made by installing or removing jumpers at specific positions. These options are explained in the following subsections. Refer to Figure 2-1 for the locations on the board.

2.4.1 Selection of Timer Input Clock Rate

The input clock rate to the three timer channels on the 8254 is jumper selectable between the communications clock divided by 8 or 16. The factory setting is for a communications clock of 7.3728 MHz. It provides a time interval from 4.34 microseconds to 142 milliseconds.

Moving the jumper to E7-E8 allows for halving the range of the time interval, which was 4.34 microseconds - 142 milliseconds, to a range of 2.17 microseconds - 71 milliseconds.

![Figure 2-3. Options for Timer Input Clock Rate](image)

- Divided by 16 (Factory Configuration)
- Divided by 8
2.4.2 PC Interrupt Level

Four interrupt levels are available in the IBM PC as shown in Figure 2-4.

![Diagram of interrupt levels for IBM PC](image)

*Figure 2-4. Interrupt Level Choices -- IBM PC*

Four additional interrupt levels are available for PC-AT as shown in Figure 2-5.

![Diagram of interrupt levels for PC-AT](image)

*Figure 2-5. Interrupt Level Choices -- PC-AT*
2.4.3 Local Interrupt Level

The level 3 interrupt (IR3) on the 8259 Interrupt Controller on the DCP-286 is selectable between timer CH2 and an unused interrupt (EIRQ0-). The jumper positions for these two interrupts are shown in Figure 2-6.

![Diagram showing jumper positions for Local Interrupt Level]

Figure 2-6. IR3 Interrupt Selections

2.4.4 PC I/O Channel Check Disable

The factory configuration of the DCP-286 provides an interrupt line to the PC for parity errors. For debugging purposes, that line may be "open circuited" by removing the jumper at JP5: 17-18

![Diagram showing JP5 positions for PC I/O Channel Check Disable]

Figure 2-7. PC I/O Channel Check Disable
2.4.5 DTE/DCE Configurations

You must set up each communications line as Data Terminal Equipment (DTE) or Data Communications Equipment (DCE). The DTE and DCE jumper positions for each line are shown in Figures 2-8 through 2-12.

Choose DTE or DCE for each line and place the jumpers as shown for each line.

Communications line 1 requires extensive jumper placements on JP1 as well as some E#s. All positions not shown as shadowed must be OPEN (OFF). Figure 2-8 shows the DTE configuration, which is the factory configuration. Figure 2-9 shows the DCE configuration.

![Diagram](image)

*Figure 2-8. Line 1 as DTE*
Figure 2-9. Line 1 as DCE

Figure 2-10. Line 2 -- DTE and DCE Positions
Figure 2-11. Line 3 -- DTE and DCE Positions

Figure 2-12. Line 4 -- DTE and DCE Positions
2.4.6 RS-422 System Voltage

To set up the voltage required (+5 volts) for an RS-422 communications piggyback adapter, install jumpers as shown in Figure 2-13. (This option is not available on Rev. C boards or later.)

NOTE

Line 1 is not used in this configuration.

Figure 2-13. RS-422 Voltage Setup

2.4.7 8/16-Bit Data Transfers

When operating in a PC/AT bus or equivalent, the DCP-286 must be configured for 16-bit data transfers to and from the AT. It is also a requirement that the shared memory window for the DCP-286 be addressed above one megabyte in the AT's memory and that the window size be one megabyte. If the window size cannot be one megabyte, the DCP-286 should be configured for 8-bit transfers and switch position 5 on SW1 should be placed in the OPEN (OFF) position.

The DCP-286 is configured for 16-bit transfers by removing the jumper between E1 and E2 and placing it between 19 and 20 on JP5. Figure 2-14 shows this jumper placement. To configure the DCP-286 for 8-bit data transfers, remove the jumper between 19 and 20 on JP5 and place it between E1 and E2.
2.4.8 2/4 Communication Lines Option

When the DCP-286 is configured for only two communications lines, the jumper between E12 and E13 should be installed (see Figure 2-15). For four line operation, the jumper must be placed between E13 and E14.

---

2-12 DCP-286 Module Setup
3.1 Overview

This section describes the steps that must be taken to prepare the PC and to physically install the DCP-286 Module in the PC motherboard. Instructions are given for IBM machines only; you should consult your reference manual if you are installing the DCP-286 in an IBM compatible machine.

3.1.1 Tool Requirements

The only tool you need to install the DCP-286 is a flat-blade screwdriver.

3.2 Removing the System Unit Cover

In order to gain access to the expansion slots on the motherboard, you must disconnect the system unit from the other system components and remove the unit cover. The following steps explain how to prepare your IBM unit for the DCP-286 installation (for non-IBM units, refer to the appropriate installation manual for instructions on removing the system cover):

1. Turn off the system unit power switch. Turn off the power switches on all peripheral equipment (printer, monitor, and so forth). Unplug the system unit and other optional equipment from the wall outlet.

2. Disconnect all peripheral cables (including the keyboard cable) from the rear panel of the system unit. Remove all peripherals from the work area.

3. Turn the system unit around so you have easy access to the rear panel.

Remove the cover mounting screws located on the rear panel, using a flat blade screwdriver, as shown in Figure 3-1. (If you have a PC-AT, you must first remove the back panel, which is attached to the rear of the unit with Velcro strips.)
The number of screws depends on the model of your PC. Newer PCs, PC-XTs, and PC-ATs have five screws; older PCs have two screws. The screws are located in the upper and lower left and right corners and the upper center of the back panel.

Turn the screws counterclockwise; after removing the screws, place them in a safe location.

Figure 3-1. Removing the Cover Mounting Screws
4. Carefully slide the system unit cover forward from the rear as shown in Figure 3-2. When the cover will go no farther, tilt the cover up and remove it from the base. Set the cover aside in a safe place.

Figure 3-2. Removing the System Unit Cover
3.3 Installing the DCP-286

The following steps explain how to install your Emulex DCP-286 Module.

1. Facing the disk drives, look at the inside left rear of your system unit. Several expansion slots are available for additional cards; you can install your DCP-286 in any one of the unused slots.

2. Using a flat blade screwdriver, remove the screw that holds the system expansion slot cover in place (see Figure 3-3).

3. Install the card guide that was supplied with the DCP-286, using the holes that are aligned with the slot you are planning to use for the adapter (see Figure 3-4). Card guides are built into the PC-AT, so this step is not necessary if you are installing the adapter in a PC-AT.
4. Insert the DCP-286 into the IBM motherboard connector, fitting the connector on the DCP-286 through the rear panel of the system unit. Once the edge connector is aligned into the motherboard, seat the board by pressing down on the top edge of the board with the heel of your hand (see Figure 3-5).
5. Attach the Cliffhangers to the DCP-286 board.
   - Line 2 comes out on a single, male DB-25 Cliffhanger.
   - Lines 3 and 4 come out on a double, male DB-25 Cliffhanger.

The ribbon cables of each Cliffhanger must be attached to the appropriate connector on the DCP-286 Module. These connectors are located along the top edge of the board (see Figure 3-6 for the exact locations.)
Figure 3-6. Location of Connectors for Ribbon Cables

Which connector you attach the Cliffhanger connector to depends on the line number and on the configuration of the line -- either DTE or DCE. The connectors for these lines are labeled "DTE2" or "DCE2", and so forth.

Orient each ribbon cable so that the colored stripe on the cable is at the pin 1 end of the connector. Pin 1 on the connector is the end away from the rear panel.

6. Once the ribbon cable connectors are mated with the DCP-286 board connectors, position the Cliffhanger assembly over the top edge of the rear panel of the system unit so that one of the screwholes on each Cliffhanger is placed over one of the screws on the rear panel. See Figure 3-6.

Remove the appropriate screws, put the Cliffhangers in place, and reattach the screws. If you are installing the DCP-286 in a PC-XT or PC-AT, follow the additional instructions included with the Cliffhanger.

Be sure that the DCP-286 board is securely screwed down. A loose connection may cause the DCP-286 to fail.
Figure 3-7. Attaching the Cliffhangers

7. Replace the system unit cover and reassemble the system. (Perform the steps listed in Subsection 3.2 in the reverse order.)
3.4 Connecting External Equipment to the DCP-286

One RS-232 connector now protrudes through the rear panel of the system unit. This connector is line 1. Additional RS-232 connectors for lines 2, 3, and 4 are now available on the Cliffhanger assemblies. Connection to a modem or other serial device is made through these male DB-25 connectors with standard RS-232 cables.

NOTE

Be sure to use an 11-wire cable for synchronous applications. Many asynchronous cables are only nine pins and do not work correctly. Synchronous applications require at least the following pins: 1, 2, 3, 4, 5, 6, 7, 8, 15, 17 and 20.

If you have nonstandard cabling requirements, see Section 4.11 for the pin/signal information.

All connections made to the DCP-286 Module should be made using a shielded cable to reduce radio-frequency interference. (See also Subsection 3.6.1.)

3.5 Running the DCP-286 Diagnostic

The diagnostic diskette included with your DCP-286 performs a complete functional checkout of the DCP-286 Module. You should run these tests once the module is installed to be sure that it is functioning properly. The instructions for running the diagnostics are included with the diskette. The file name is DCP286.USR. It can be either copied to a printer (COPY DCP286.USR LPT1:) or sent to the screen (DCP286.USR CON:).

3.6 Problems after Installation

The hardware installation of the DCP-286 is now complete. However, you will not know if the board is operating correctly until you bring up the software for the module.
Problems after Installation

Because the software for the DCP-286 Module is user-written specifically for the application, diagnosing problems may be difficult. Ensure the highest level of quality assurance in debugging your software. For example, build in checkpoints wherever possible in an effort to be able to isolate problems in software and thus, help determine if a problem is software or hardware related.

If, however, you experience a problem immediately after the installation of the DCP-286, check the following potential causes of problems (these points are related to the module itself and do not include software):

- Are any connections to other boards loose?
- Are the cable connections made properly? Are these connections loose?
- Are the configuration jumpers set correctly?
- Are the configuration switches set correctly?
- Are the external equipment connections made properly and is the equipment powered on?

If your answers to the above questions are the appropriate ones and the problem remains, try running the diagnostic. If the diagnostic fails, note down the error codes and then contact Emulex technical support at the following address:

Emulex Technical Support
3545 Harbor Blvd.
Costa Mesa, CA 92626
714-662-5600 800-854-7112 outside California

If the diagnostic provides no useful information, go back to the beginning of the installation procedure, follow the instructions, and remove the DCP-286. Then try your system to determine whether or not it operates correctly. If your system operates correctly, possibly the DCP-286 Module that you received is defective. Refer to the Limited Warranty at the beginning of this document for the procedure to follow.

Because the software for the DCP-286 Module is user-written specifically for the application, diagnosing problems may be difficult. Ensure the highest level of quality assurance in debugging your software. For example, build in checkpoints wherever possible in an effort to be able to isolate problems in software and thus, help determine if a problem is software or hardware related.

If, however, you experience a problem immediately after the installation of the DCP-286, check the following potential causes of problems (these points are related to the module itself and do not include software):

- Are any connections to other boards loose?
- Are the cable connections made properly? Are these connections loose?
- Are the configuration jumpers set correctly?
- Are the configuration switches set correctly?
- Are the external equipment connections made properly and is the equipment powered on?

If your answers to the above questions are the appropriate ones and the problem remains, try running the diagnostic. If the diagnostic fails, note down the error codes and then contact Emulex technical support at the following address:

Emulex Technical Support
3545 Harbor Blvd.
Costa Mesa, CA 92626
714-662-5600 800-854-7112 outside California
3.4 Connecting External Equipment to the DCP-286

One RS-232 connector now protrudes through the rear panel of the system unit. This connector is line 1. Additional RS-232 connectors for lines 2, 3, and 4 are now available on the Cliffhanger assemblies. Connection to a modem or other serial device is made through these male DB-25 connectors with standard RS-232 cables.

NOTE

Be sure to use an 11-wire cable for synchronous applications. Many asynchronous cables are only nine pins and do not work correctly. Synchronous applications require at least the following pins: 1, 2, 3, 4, 5, 6, 7, 8, 15, 17 and 20.

If you have nonstandard cabling requirements, see Section 4.11 for the pin/signal information.

All connections made to the DCP-286 Module should be made using a shielded cable to reduce radio-frequency interference. (See also Subsection 3.6.1.)

3.5 Running the DCP-286 Diagnostic

The diagnostic diskette included with your DCP-286 performs a complete functional checkout of the DCP-286 Module. You should run these tests once the module is installed to be sure that it is functioning properly. The instructions for running the diagnostics are included with the diskette. The file name is DCP286.USR. It can be either copied to a printer (COPY DCP286.USR LPT1:) or sent to the screen (DCP286.USR CON:).

3.6 Problems after Installation

The hardware installation of the DCP-286 is now complete. However, you will not know if the board is operating correctly until you bring up the software for the module.
Because the software for the DCP-286 Module is user-written specifically for the application, diagnosing problems may be difficult. Ensure the highest level of quality assurance in debugging your software. For example, build in checkpoints wherever possible in an effort to be able to isolate problems in software and thus, help determine if a problem is software or hardware related.

If, however, you experience a problem immediately after the installation of the DCP-286, check the following potential causes of problems (these points are related to the module itself and do not include software):

- Are any connections to other boards loose?
- Are the cable connections made properly? Are these connections loose?
- Are the configuration jumpers set correctly?
- Are the configuration switches set correctly?
- Are the external equipment connections made properly and is the equipment powered on?

If your answers to the above questions are the appropriate ones and the problem remains, try running the diagnostic. If the diagnostic fails, note down the error codes and then contact Emulex technical support at the following address:

Emulex Technical Support  
3545 Harbor Blvd.  
Costa Mesa, CA 92626  
714-662-5600  800-854-7112 outside California

If the diagnostic provides no useful information, go back to the beginning of the installation procedure, follow the instructions, and remove the DCP-286. Then try your system to determine whether or not it operates correctly. If your system operates correctly, possibly the DCP-286 Module that you received is defective. Refer to the Limited Warranty at the beginning of this document for the procedure to follow.

If your system does not operate normally, the problem may be in your system.
3.6.1 Minimizing Radio-Frequency Interference

Computer equipment such as the DCP-286 Module generates and uses radio-frequency energy in its operation. This energy can be radiated into the atmosphere and received by television sets, FM stereos, and other radio receivers. It is noticed as a whining, buzzing, or hissing sound on radios, and as "snow" or a peculiar pattern on television screens.

The DCP-286 Module meets the Federal Communication Commission (FCC) limitation for the radiation of radio-frequency energy (Subpart J of Part 15, FCC Rules - Class A). If the DCP-286 is installed in accordance with the instructions given in this manual, interference with radio receivers is unlikely.

Because of environmental differences, Emulex cannot guarantee that interference will not occur in any installation. If interference is suspected, verify that the DCP-286 Module is the source by turning the computer off and on. If the board is causing the interference, try to correct the problem with one or more of the following actions:

- Reorient the receiving antenna.
- Relocate the computer with respect to the receiver.
- Move the computer away from the receiver.
- Plug the computer into a different outlet so that the computer and receiver are on different branch circuits.

If necessary, consult your dealer service representative or an experienced radio or television technician for additional suggestions. You may also find the following booklet prepared by the FCC helpful:

Title: How to Identify and Resolve Radio-TV Interference Problems
Publication Number: 004-00345-4
Publisher: Government Printing Office
Washington, D.C. 20402
4.1 Overview

This section gives a detailed explanation of the operation of the DCP-286 Module. It is intended for systems developers who require technical information in order to write custom software for the module. The level of discussion assumes a knowledge of hardware implementation and of the IBM Macro Assembler as well as a knowledge of data communications in general.

For detailed information about the Intel iAPX 286 microprocessor, the 8237 DMA Controller, or the 8259 Interrupt Controller, refer to the Microsystems Components Handbook, Vols I and II, Intel Corporation, #230843-002, 1985. For detailed information on the 8530 Serial Communications Controller (SCC), refer to Zilog's Technical Manual Z8030/8530 SCC Serial Communications Controller, #00-2057-02, 1983.

Used in conjunction with Section Five, Programming, this information will greatly aid systems developers and integrators in creating custom applications for the DCP-286.

To give an understanding of the overall architecture of the DCP-286, Section 4.2 describes its operation in general terms. The subsections that follow Section 4.2 focus on the details of specific areas on the module.

4.2 Hardware Overview

This introductory overview is to give you an idea of how the entire DCP-286 module works, which makes it easier to understand the more detailed descriptions that follow. Reading the overview first and then moving to the sections that follow is a good strategy. As you read, refer to the DCP-286 block diagram in Figure 4-1.
Figure 4-1. DCP-286 Block Diagram

The DCP-286 Module is a high speed, front-end, communications co-processor. As such, it runs independently of the PC processor and relieves it of most communications chores. It is particularly useful in multitasking, multiuser situations in that its flexible architecture allows independent processing of various kinds -- under software control.

In large part, the power and flexibility of the module results from the Intel iAPX 286 microprocessor -- the same microprocessor used in the PC-AT. The 80286 clock rate is 8 MHz.
Throughout this manual the on-board 80286 microprocessor is referred to as the local processor. Generally, local is used in this guide to describe devices or operations that are on the DCP-286 module.

Applications software developed for the DCP-286 runs in the dual-ported memory on the module. This 512 kilobytes (KB) of dynamic random access memory (DRAM) holds applications software and acts as a buffer to pass data to and from the PC. This memory can be accessed by both the local processor and the PC processor. The PC can access the DCP-286 memory through a window that may be 16 KB, 32 KB, 64 KB, or 1 megabyte (MB). (The 1-MB window requires an IBM PC-AT or equivalent as the PC.) The starting address for shared memory is under software control.

When the PC processor needs to initialize and control the DCP-286, it does so through the Control Registers. The base for these three Control Registers is switch-selectable using switches 1 through 4 on SW1. The PC can start, reset, and interrupt the local processor through these Control Registers. Control Register 1 is a general purpose register, Control Register 2 selects the block of DCP-286 memory that is shared with the PC via the window, Control Register 3 selects the starting address (base address) for the window in the PC memory map.

The DCP-286 Module contains four RS-232 serial ports or lines. These serial lines are implemented by the 8530 SCC. The 8530 SCC is an intelligent communications device that provides either asynchronous or synchronous protocols (for example, Bisync, HDLC, and SDLC). Each SCC device provides two serial I/O channels. Also, each port (or line) can be set up as Data Terminal Equipment (DTE) for communications to a modem, or Data Communications Equipment (DCE) for direct communications with another DTE (null modem operation). Each port supports the modem signals necessary for full- or half-duplex synchronous or asynchronous operation.

RS-422/485 operation is achieved with a communications piggyback adapter, approximately 1" x 8". Each line is individually configurable to either RS-232 or RS-422/485.

Four DMA channels are available to execute data transfers directly between the SCC devices and DCP-286 memory. Up to one MB of DCP-286 memory may be accessed by the DMA, even though the board has only 512 KB. Lines 1 and 2 can be operated in full-duplex mode.

Software development on the DCP-286 is made easy through the use of the transparent mode. In this mode, the 80286 is disabled, and control of the DCP-286 peripherals is turned over to the PC processor. All I/O ports are available to the PC so that software can be written and tested on the PC as if it were running on the DCP-286 Module.
4.3 **PC Interface**

The interface between the DCP-286 Module and the PC is controlled entirely by the PC. The DCP-286 requires the PC to move data in and out of shared memory and to initialize and control it via the Control Registers. The DCP-286 does not have the ability to transfer data to and from the PC memory.

When used with an IBM PC or PC-XT, all I/O and memory data transfers are made on a byte basis. The DCP-286 hardware automatically converts the 16-bit memory on the module to 8 bits for the data transfer. When used with PC-ATs, the DCP-286 is configurable for either 8- or 16-bit data transfers. See Sections 2.3.3 and 2.4.7 for the switch setting and jumper selections regarding 8-/16-bit data transfers.

The PC must have a base address for the three Control Registers in order to access the DCP-286. This I/O base address is selected through the first four switch positions on SW1. Sixteen base addresses from 03C to 3FC are available; the factory setting is 33C. See Figure 2-2 for the switch settings of these 16 addresses.

4.3.1 **Control Registers**

In normal operation (local mode), the DCP-286 is controlled by its local processor and operates completely independent of the PC processor. When the PC processor needs to access the module -- to start, reset, or interrupt the module -- it does so through the three Control Registers. The Control Registers also provide the means for software control of various operations.

Control Register 1 allows for general control functions and operation. Control Register 2 primarily sets up the memory segment address scheme for the DCP-286, enables or disables PC access to DCP-286 memory and interrupts to the PC. Control Register 3 determines the base address of the shared memory window as seen from the PC.

The following subsections provide bit definitions of the Control Registers.
**Control Register 1**

Figure 4-2 shows a layout of Control Register 1. Each bit is explained following the figure.

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>READ</td>
<td>WRITE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>NMI</td>
<td>NMI</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>/XPRNT</td>
<td>/XPRNT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>/RESET</td>
<td>/RESET</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HSTINTACK</td>
<td>HSTINTACK</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R</td>
<td>MI</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R</td>
<td>SGA2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DCPPE</td>
<td>SGA3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HSTPE</td>
<td>SGA4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Figure 4-2. Layout of Control Register 1*

**BIT 0 (NMI -- READ/WRITE)**

Bit 0 is the Nonmaskable Interrupt bit. Setting this bit to 1 causes a nonmaskable interrupt to the local processor. The low-to-high transition is latched by the local processor. This bit must be cleared by the PC. However, no timing restriction on clearing the NMI bit exists. This bit is cleared after power-up.

**BIT 1 (/XPRNT -- READ/WRITE)**

Bit 1 is the Transparent Mode bit. When this bit is reset to 0 and bit 2 is set to 1, the local processor is placed in the hold mode, and the DCP-286 peripherals are accessible by the PC processor. This state is the transparent mode and is useful during software development.

This bit is reset to 0 after power up, which prevents uncontrolled execution by the local processor before a program is loaded. To start or restart the local processor, this bit must be set to 1. Except for starting and restarting operations, Control Register 1 should not be accessed unless this bit is set to 1. (See section 4.3.2.)
BIT 2 (/RESET -- READ/WRITE)

Bit 2 is the Programmed Reset Bit. A 0 in this bit location causes a general reset to the DCP-286. In this state, the local processor cannot execute code; it is held in this state until the bit is set to 1 by the PC processor. Both /RESET and /XPRNT must be set to 1 to start the local processor.

NOTE

The SCCs are not affected by this bit.

The local processor requires a minimum reset pulse width of 16 system clock cycles. The minimum time for a Programmed Reset to the DCP-286 is 1.5 microseconds.

BIT 3 (HSINTACK -- READ/WRITE)

Bit 3 is the Host Interrupt Acknowledge Bit. This bit is used during Transparent Mode only and, when set to 1, places the SCCs in the interrupt acknowledge cycle. The PC is then allowed only one I/O read to capture the interrupt vector from the SCCs. When set to 1, any I/O read is treated as an interrupt acknowledge read. This bit is cleared after power-up.

BIT 4 (MI -- WRITE)

Writing a 1 to bit 4, the Maskable Interrupt Bit, causes a maskable interrupt on level 2 to the 8259 Interrupt Controller. This bit is latched in the 8259 device and not in the Control Register. Therefore, this bit does not need to be cleared to complete a maskable interrupt.

BIT 4 (RESERVED -- READ)

BITS 5-7 (SGA2-SGA4 -- WRITE)

When the shared memory window size is less than 1 MB, these bits serve as the seventeenth (SGA2), eighteenth (SGA3), and nineteenth (SGA4) address bits to the DCP-286 memory. The Segment Address bits (SGA2-SGA4) are used by the PC to select a 64 KB segment within the DCP-286 memory (these bits function in the same way on the DCP-88).

In addition, Control Register 2 provides six segment address bits that allow the PC to access DCP-286 memory in 16, 32, or 64 KB segments. If Control Register 2 is used for segment addressing, the SGA bits in Control Register 1 (bits 5-7) must remain 0. Bits 5-7 are cleared to 0 after power up. If the shared memory window size is 1 MB, the PC accesses the DCP-286 memory directly and the SGA bits are ineffective.
BIT 5 (RESERVED -- READ)

BIT 6 (DCPPE -- READ)

Bit 6, the DCP Parity Error Bit, is set only by the local processor itself. A 1 is returned when a memory access read occurred with even parity. When set, this bit activates the IOCHCK line to the PC, and holds it active low until cleared. This bit is cleared by any write to Control Register 1 and after power-up. This bit is not cleared by a Programmed Reset (bit \(2 = 0\)).

NOTE

Not clearing this bit by a Programmed Reset (bit \(2 = 0\)) is a variance from DCP-88 operation.

BIT 7 (HSTPE -- READ)

Bit 7, the Host Parity Error Bit, can only be set by a PC access read from DCP-286 memory with even parity. When set, this bit returns a 1 and IOCHCK- is held active low to the PC.

This bit is cleared by any write to Control Register 1 and after power-up. This bit is not cleared by a Programmed Reset (bit \(2 = 0\)). Thus, the PC can verify memory integrity when bit 2 is 0 without requiring the DCP-286 to be in the transparent mode. However, memory must be enabled by setting bit 6 in Control Register 2.

NOTE

Not clearing this bit by a Programmed Reset (bit \(2 = 0\)) is a variance from DCP-88 operation.
4.3.1.2 Control Register 2

Figure 4-3 shows the layout of Control Register 2. Bit definitions follow the figure.

![Control Register 2 Diagram]

Figure 4-3. Layout of Control Register 2

BITS 0-5 (SGA0-SGA5 -- READ/WRITE)

Table 4-1 lists the relationship of Segment Address Bits 0-5 and the DCP-286 memory address bits.

Table 4-1. SGA0-SGA5 Bit Relationships

<table>
<thead>
<tr>
<th>Segment Bit</th>
<th>DCP-286 Memory Address Bit</th>
<th>Segment Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>SGA5</td>
<td>A19 (20th)</td>
<td></td>
</tr>
<tr>
<td>SGA4</td>
<td>A18 (19th)</td>
<td></td>
</tr>
<tr>
<td>SGA3</td>
<td>A17 (18th)</td>
<td></td>
</tr>
<tr>
<td>SGA2</td>
<td>A16 (17th)</td>
<td>64 KB</td>
</tr>
<tr>
<td>SGA1</td>
<td>A15 (16th)</td>
<td>32 KB</td>
</tr>
<tr>
<td>SGA0</td>
<td>A14 (15th)</td>
<td>16 KB</td>
</tr>
</tbody>
</table>

These bits are cleared to 0 after power-up, and they have no effect when the shared memory window size is 1 MB. Likewise, SGA0 has no effect when the window size is 32 KB; SGA1 has no effect for a window size of 64 KB.

Segment Address Bits SGA2 - SGA4 must be 0 if Control Register 1 is used to implement segment addressing. Table 4-2 shows 16-KB memory segment addressing.
BIT 6 (SGEN -- READ/WRITE)

Bit 6, the Segment Enable Bit, must be set to 1 before the PC can access DCP-286 memory. This bit is 0 after power-up. Regardless of the shared memory window size, the PC can not access DCP-286 memory when this bit is zero.

BIT 7 (EI -- READ/WRITE)

When Bit 7, the Enable Interrupts Bit, is set to a 1, interrupts to the PC are enabled. When this bit is 0, interrupts to the PC are disabled (tri-stated). After power-up, this bit is cleared to 0.
Table 4-2. 16-KB Memory Segment Addressing

<table>
<thead>
<tr>
<th>16 KB Segment (From)</th>
<th>Bit Positions and Names</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>SGA5</td>
</tr>
<tr>
<td>0</td>
<td>16,383</td>
</tr>
<tr>
<td>16,384</td>
<td>32,767</td>
</tr>
<tr>
<td>32,768</td>
<td>49,151</td>
</tr>
<tr>
<td>49,152</td>
<td>65,535</td>
</tr>
<tr>
<td>65,536</td>
<td>81,919</td>
</tr>
<tr>
<td>81,920</td>
<td>98,303</td>
</tr>
<tr>
<td>98,304</td>
<td>114,687</td>
</tr>
<tr>
<td>114,688</td>
<td>131,071</td>
</tr>
<tr>
<td>131,072</td>
<td>147,455</td>
</tr>
<tr>
<td>147,456</td>
<td>163,839</td>
</tr>
<tr>
<td>163,840</td>
<td>180,223</td>
</tr>
<tr>
<td>180,224</td>
<td>184,319</td>
</tr>
<tr>
<td>184,320</td>
<td>212,991</td>
</tr>
<tr>
<td>212,992</td>
<td>229,375</td>
</tr>
<tr>
<td>229,376</td>
<td>245,759</td>
</tr>
<tr>
<td>245,760</td>
<td>262,143</td>
</tr>
<tr>
<td>262,144</td>
<td>278,527</td>
</tr>
<tr>
<td>278,527</td>
<td>294,911</td>
</tr>
<tr>
<td>294,912</td>
<td>311,295</td>
</tr>
<tr>
<td>311,296</td>
<td>327,679</td>
</tr>
<tr>
<td>327,680</td>
<td>344,063</td>
</tr>
<tr>
<td>344,064</td>
<td>360,447</td>
</tr>
<tr>
<td>360,448</td>
<td>376,831</td>
</tr>
<tr>
<td>376,832</td>
<td>393,215</td>
</tr>
<tr>
<td>393,216</td>
<td>409,599</td>
</tr>
<tr>
<td>409,600</td>
<td>425,983</td>
</tr>
<tr>
<td>425,984</td>
<td>442,367</td>
</tr>
<tr>
<td>442,368</td>
<td>458,751</td>
</tr>
<tr>
<td>458,752</td>
<td>475,135</td>
</tr>
<tr>
<td>475,136</td>
<td>491,519</td>
</tr>
<tr>
<td>491,520</td>
<td>507,903</td>
</tr>
<tr>
<td>507,904</td>
<td>524,287</td>
</tr>
</tbody>
</table>
4.3.1.3 Control Register 3

The PC's base address (starting address) for shared DCP-286 memory is under software control. Control Register 3 contains six bits, the Segment Starting Address Bits, which are used to select this base address.

When the window size is 32 KB or less, the PC must access DCP-286 memory indirectly through the six Segment Address Bits in Control Register 2. When the window size is 64 KB, the PC can access shared memory through either Control Registers 1 or 2.

Figure 4-4 shows the layout of Control Register 3. Bit definitions follow the figure.

![Diagram of Control Register 3]

**Figure 4-4. Layout of Control Register 3**

**BITS 0-5 (SGSTA0-SGSTA5 -- READ/WRITE)**

Bits 0-5, the Segment Starting Address Bits, determine the base address for shared memory as seen from the PC. These bits serve two address ranges based on the shared memory window size selected by bits 6 and 7. After power-up, these bits are 0.

Table 4-3 lists the relationship of Segment Starting Address Bits 0-5 and the PC memory address bits.
Table 4-3. SGSTA0-SGSTA5 Bit Relationship

<table>
<thead>
<tr>
<th>Segment Bit</th>
<th>DCP-286 Memory Address Bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Window Sizes Less Than 1 MB:</td>
<td></td>
</tr>
<tr>
<td>SGSTA5</td>
<td>A19 (20th)</td>
</tr>
<tr>
<td>SGSTA4</td>
<td>A18 (19th)</td>
</tr>
<tr>
<td>SGSTA3</td>
<td>A17 (18th)</td>
</tr>
<tr>
<td>SGSTA2</td>
<td>A16 (17th)</td>
</tr>
<tr>
<td>SGSTA1</td>
<td>A15 (16th)</td>
</tr>
<tr>
<td>SGSTA0</td>
<td>A14 (15th)</td>
</tr>
<tr>
<td>Window Size of 1 MB:</td>
<td></td>
</tr>
<tr>
<td>SGSTA5</td>
<td>A23 (24th)</td>
</tr>
<tr>
<td>SGSTA4</td>
<td>A22 (23rd)</td>
</tr>
<tr>
<td>SGSTA3</td>
<td>A21 (22nd)</td>
</tr>
<tr>
<td>SGSTA2</td>
<td>A20 (21st)</td>
</tr>
<tr>
<td>SGSTA1</td>
<td>X</td>
</tr>
<tr>
<td>SGSTA0</td>
<td>X</td>
</tr>
</tbody>
</table>

BITS 6-7 (WINSZ0-WINSZ1 -- READ/WRITE)

Bits 6 and 7, the Window Size 0-1 Bits, determine the window size of shared memory as seen from the PC. The default is a 64 KB window at power-up. Table 4-4 shows the bit configurations for window sizes.

Table 4-4. Window Size Bit Configurations

<table>
<thead>
<tr>
<th>WINSZ1</th>
<th>WINS0</th>
<th>Window Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>64 KB</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>32 KB</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>16 KB</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1 MB</td>
</tr>
</tbody>
</table>
Examples of Starting Addresses

The configuration of the Window Size Bits 0 and 1 (bits 6 and 7) determine the effectiveness of the Segment Starting Address Bits. The possible window sizes are 16 KB, 32 KB, 64 KB, and 1 MB.

When the window size is less than 1 MB, all six segment Starting Address Bits are used, and the base address is selectable on a 16-KB boundary anywhere within the first 1 MB of PC memory. Table 4-5 gives examples of starting addresses of a window size of less than 1 MB.

Table 4-5. 16-KB Starting Addresses - Window Less than 1 MB

<table>
<thead>
<tr>
<th>16 KB Starting Address</th>
<th>Bit Positions and Names</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>SGSTA5</td>
</tr>
<tr>
<td>0A0000</td>
<td>1</td>
</tr>
<tr>
<td>0A4000</td>
<td>1</td>
</tr>
<tr>
<td>0A8000</td>
<td>1</td>
</tr>
<tr>
<td>0AC000</td>
<td>1</td>
</tr>
<tr>
<td>0B0000</td>
<td>1</td>
</tr>
<tr>
<td>0B4000</td>
<td>1</td>
</tr>
<tr>
<td>0B8000</td>
<td>1</td>
</tr>
<tr>
<td>0BC000</td>
<td>1</td>
</tr>
<tr>
<td>0C0000</td>
<td>1</td>
</tr>
<tr>
<td>0C4000</td>
<td>1</td>
</tr>
<tr>
<td>0C8000</td>
<td>1</td>
</tr>
<tr>
<td>0CC000</td>
<td>1</td>
</tr>
<tr>
<td>0D0000</td>
<td>1</td>
</tr>
<tr>
<td>0D4000</td>
<td>1</td>
</tr>
<tr>
<td>0D8000</td>
<td>1</td>
</tr>
<tr>
<td>0DC000</td>
<td>1</td>
</tr>
<tr>
<td>0E0000</td>
<td>1</td>
</tr>
<tr>
<td>0E4000</td>
<td>1</td>
</tr>
<tr>
<td>0E8000</td>
<td>1</td>
</tr>
</tbody>
</table>

When the window size is 1 MB, only the top four Segment Starting Address Bits are used, and the base address is selectable on a 1-MB boundary anywhere in the upper 15 MB of PC memory. A 1-MB window size requires an IBM PC-AT or equivalent.
Table 4-6 gives examples of starting address for a window size of 1 MB.

Table 4-6. Starting Addresses - Window of 1 MB

<table>
<thead>
<tr>
<th>1 MB Starting Address</th>
<th>Bit Positions and Names</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>SGSTA5</td>
</tr>
<tr>
<td>100000</td>
<td>0</td>
</tr>
<tr>
<td>200000</td>
<td>0</td>
</tr>
<tr>
<td>400000</td>
<td>0</td>
</tr>
<tr>
<td>800000</td>
<td>1</td>
</tr>
<tr>
<td>D00000</td>
<td>1</td>
</tr>
<tr>
<td>E00000</td>
<td>1</td>
</tr>
<tr>
<td>F00000</td>
<td>1</td>
</tr>
</tbody>
</table>

4.3.1.4 Example of Shared Memory Setup

The PC can access any portion of the DCP-286 512 KB of RAM through a window of shared memory. The size of the window is set up through Control Register 3. The Segment Address Bits in Control Register 2 determine where the base address of the window will be in the DCP-286 memory. The Segment Starting Address Bits in Control Register 3 determine where the base address of the window will be in the PC's memory.

A representative example of this scheme is shown in Figure 4-5. This example assumes that the base address at which the PC sees the 64-KB window is 0D0000. The bit configuration is 1-1-0-1-0-0 (SGSTA5-SGTA0) for 34 hex in Control Register 3. To select a 64-KB window, bits 6 and 7 of that register are 0.

The base address on the DCP-286 side for the window is at the top of the 512 KB--that is, it begins at 448 KB. The bit configuration is 0-1-1-1-0-0 (SGA5-SGA0) or DC hex in Control Register 2. This example also assumes that bits 6 (Segment Enable) and 7 (Enable Interrupts) in Control Register 2 are set.
Figure 4-5. Example of Shared Memory Window
4.3.2 Local vs Transparent Mode

The DCP-286 can operate in either of the following two modes:

- Local mode -- This is the normal operating mode. The local processor controls all I/O ports and performs co-processing. The PC processor cannot access the DCP-286 except through the Control Registers and shared memory.

- Transparent mode -- In this mode, the local processor is disabled, and the PC processor can access all DCP-286 I/O ports. This mode also disables the co-processing function of the DCP-286 (the local processor cannot execute code). This mode is useful for software development so that software can be written and tested on the PC and then run on the DCP-286 after it is fully debugged.

The DCP-286 is placed in transparent mode by writing a 0 to bit 1 and a 1 to bit 2 of Control Register 1, which sets the Transparent Mode Bit and clears the Programmed Reset Bit. In this mode, the PC processor has access to all peripherals on the DCP-286. All I/O addresses and interrupt vector addresses are at their normal locations. The DMA controller is accessible in transparent mode but cannot be used to transfer data because it cannot acquire the local bus.
4.3.3 Interrupts

The PC can interrupt the local processor on the DCP-286 in two ways: a maskable interrupt through bit 4 of Control Register 1 or a nonmaskable interrupt through bit 0 of Control Register 1 (see Section 4.3.1.1.).

The DCP-286 can interrupt the PC only on a single level. Interrupts to the PC can be enabled/disabled through bit 7 of Control Register 2 (Section 4.3.1.2).

The interrupt level is set by jumpers for one of the available interrupt levels. In the PC or PC-XT, four interrupt levels are available: IRQ2, IRQ3, IRQ4, or IRQ5. The factory configuration selects IRQ3 (see Figure 2-4 for the jumper options).

For the PC-AT, eight interrupt levels are available: IRQ2, IRQ3, IRQ4, IRQ5, IRQ10, IRQ11, IRQ12, and IRQ15. The factory configuration selects IRQ3 (see Figure 2-5 for the jumper options).

The DCP-286 generates a maskable interrupt (programmed interrupt) to the PC by issuing an I/O read or write to address 3DC hex.

NOTE

Interrupts during transparent mode occur on the same level as a programmed interrupt from the local processor to the PC. This implementation is a variance between the DCP-88 and the DCP-286.

The DCP-286 can also generate a nonmaskable interrupt to the PC; this interrupt occurs when a DCP-286 memory parity error generates an IOCHCK. You may disable this interrupt by removing the jumper at JP5: 17-18. This "open-circuited" operation may be useful in debugging.

4.4 Local I/O Addresses

All I/O operations to peripherals on the DCP-286 are 8 bits wide. However, no programming restriction exists because the DCP-286 hardware multiplexes and demultiplexes the local processor 16-bit data bus to the 8-bit data bus for the peripherals. The I/O addresses for peripherals on the DCP-286 are given in hex in Table 4-7. The I/O address space is limited by hardware to modulo 1024 bytes.
<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>300</td>
<td>DMA BASE ADDR -CH0</td>
</tr>
<tr>
<td>301</td>
<td>DMA BASE WORD COUNT -CH0</td>
</tr>
<tr>
<td>302</td>
<td>DMA BASE ADDR -CH1</td>
</tr>
<tr>
<td>303</td>
<td>DMA BASE WORD COUNT -CH1</td>
</tr>
<tr>
<td>304</td>
<td>DMA BASE ADDR -CH2</td>
</tr>
<tr>
<td>305</td>
<td>DMA BASE WORD COUNT -CH2</td>
</tr>
<tr>
<td>306</td>
<td>DMA BASE ADDR -CH3</td>
</tr>
<tr>
<td>307</td>
<td>DMA BASE WORD COUN -CH3</td>
</tr>
<tr>
<td>308</td>
<td>DMA COMMAND/STATUS REG</td>
</tr>
<tr>
<td>309</td>
<td>DMA SOFTWARE REQUEST REG</td>
</tr>
<tr>
<td>30A</td>
<td>DMA MASK REG</td>
</tr>
<tr>
<td>30B</td>
<td>DMA MODE REG</td>
</tr>
<tr>
<td>30C</td>
<td>DMA CLEAR BYTE PTR</td>
</tr>
<tr>
<td>30D</td>
<td>DMA TEMP REG</td>
</tr>
<tr>
<td>30E</td>
<td>DMA CLEAR MASK REG</td>
</tr>
<tr>
<td>30F</td>
<td>DMA SET MASK REG</td>
</tr>
<tr>
<td>310</td>
<td>DMA CH0 PAGE REG</td>
</tr>
<tr>
<td>311</td>
<td>DMA CH1 PAGE REG</td>
</tr>
<tr>
<td>312</td>
<td>DMA CH2 PAGE REG</td>
</tr>
<tr>
<td>313</td>
<td>DMA CH3 PAGE REG</td>
</tr>
<tr>
<td>314</td>
<td>RESERVED</td>
</tr>
<tr>
<td>315</td>
<td>RESERVED</td>
</tr>
<tr>
<td>316</td>
<td>RESERVED</td>
</tr>
<tr>
<td>317</td>
<td>RESERVED</td>
</tr>
<tr>
<td>318</td>
<td>8259 INITIALIZATION COMMAND REG</td>
</tr>
<tr>
<td>319</td>
<td>8259 OPERATION COMMAND REG</td>
</tr>
<tr>
<td>31A-31F</td>
<td>RESERVED</td>
</tr>
<tr>
<td>280-283</td>
<td>RESERVED</td>
</tr>
<tr>
<td>284</td>
<td>TIMER COUNTER 0</td>
</tr>
<tr>
<td>285</td>
<td>TIMER COUNTER 1</td>
</tr>
<tr>
<td>286</td>
<td>TIMER COUNTER 2</td>
</tr>
<tr>
<td>287</td>
<td>TIMER CONTROL REG</td>
</tr>
<tr>
<td>3D8-3DB</td>
<td>RESERVED</td>
</tr>
<tr>
<td>3DC</td>
<td>MASKABLE INTERRUPT TO PC</td>
</tr>
<tr>
<td>3DD-3DF</td>
<td>RESERVED</td>
</tr>
<tr>
<td>3E0</td>
<td>COMMAND/STATUS CHB - LN 2</td>
</tr>
<tr>
<td>3E1</td>
<td>DATA REG CHB - LN 2</td>
</tr>
<tr>
<td>3E2</td>
<td>COMMAND/STATUS CHA - LN 1</td>
</tr>
<tr>
<td>3E3</td>
<td>DATA REG CHA - LN 1</td>
</tr>
<tr>
<td>3E4</td>
<td>COMMAND/STATUS CHB - LN 4</td>
</tr>
<tr>
<td>3E5</td>
<td>DATA REG CHB - LN 4</td>
</tr>
<tr>
<td>3E6</td>
<td>COMMAND/STATUS CHA - LN 3</td>
</tr>
<tr>
<td>3E7</td>
<td>DATA REG CHA - LN 3</td>
</tr>
<tr>
<td>3E8-3E9</td>
<td>RESERVED</td>
</tr>
<tr>
<td>3EA</td>
<td>CONTROL REG (WR)</td>
</tr>
<tr>
<td>3EA</td>
<td>STATUS REG (RD)</td>
</tr>
<tr>
<td>3EB-3EF</td>
<td>RESERVED</td>
</tr>
</tbody>
</table>
4.5 Local Control Register

The Local Control Register (at address 3EA) provides several control functions for the DCP-286. This write-only register is used to set up Lines 1 and 2 for full-duplex DMA, to select the uppermost megabyte of memory, and to provide a general purpose test point.

Figure 4-6 shows the layout of the register. The bits are explained following the figure.

![Diagram of Local Control Register](image)

Figure 4-6. Layout of Control Register

**BIT 0 (DTR 1 -- WRITE)**

Setting the Data Terminal Ready Line 1 Bit selects the full-duplex mode for communication line 1 using DMA. For any other set up, DTR is controlled by the SCC for line 1, and bit 0 must remain a 0. A 1 in this bit location activates DTR1. Bit 0 is cleared to 0 after a power-up.

**BIT 1 (DTR 2 -- WRITE)**

Setting the Data Terminal Ready Line 2 Bit selects the full-duplex mode for communication line 2 using DMA. For any other set up, DTR is controlled by the SCC for line 2, and bit 0 must remain a 0. A 1 in this bit location activates DTR2. Bit 1 is cleared to 0 after a power-up.

**BIT 2 (UMB -- WRITE)**

Setting the Upper Megabyte Bit to 1 (active) forces all memory accesses by either the PC or the DMA to occur in the uppermost 1 MB of DCP-286 memory. The window size still applies when this bit is active. This bit is cleared to 0 after power-up. Given that the DCP-286 is limited to 512 KB, this bit should always be set to 0.
BIT 3 (TP -- WRITE)

The Test Point Bit is attached to a hardware test point at the top of the board. It may be used as a debug tool for trigger points or timing measurements or as an error indicator. Bit 3 is cleared to 0 after power-up.

BITS 4-7 (RESERVED)

4.6 Local Status Register

The Local Status Register (at address 3EA) allows software to determine certain pieces of information regarding the state of the DCP-286. This read-only register indicates: (1) the status of DTR1 and DTR2; (2) the selection of the uppermost MB of memory; and (3) the modem status for the four communication lines.

Figure 4-7 shows the layout of the Local Status Register. Explanations of the bits follow the figure.

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DTR1</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DTR2</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UMB</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>R</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>/DSR1</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>/DSR2</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>/DSR3</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>/DSR4</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Figure 4-7. Layout of Local Status Register**

BIT 0 (DTR1 -- READ)

The DTR1 Bit shows the status of the Data Terminal Ready Line 1. This bit is a 1 when full-duplex DMA is used for Line 1 and DTR is active.

BIT 1 (DTR2 -- READ)

The DTR2 Bit shows the status of the Data Terminal Ready Line 2. This bit is a 1 when full-duplex DMA is used for Line 2 and DTR is active.
BIT 2 (UMB -- READ)

This bit is a 1 when PC and DMA accesses to memory are in the uppermost MB of DCP-286 memory. Given that the DCP-286 is limited to 512 KB, this bit should be 0.

BIT 3 (RESERVED -- READ)

BITS 4-7 (/DSR1-4 -- READ)

These bits provide the modem status for Data Set Ready from each of the communications lines. A 0 in any bit location indicates that DATA SET IS READY.

Local Interrupts

The interrupts to the local processor on the DCP-286 are classified in two categories: those generated by the SCCs and those generated by the 8259 Interrupt Controller. The SCCs generate their own interrupt vectors and priority is established by an Interrupt Enable Line that is daisy-chained from device to device.

The 8259 Interrupt Controller processes all remaining interrupts. It generates vectors and manages interrupt priorities under software control. This device functions as an overall manager by archiving the requests, determining the relative importance of the interrupt, and issuing the interrupt based on that priority. Interrupts generated by the SCCs take priority over interrupts generated by the 8259.

Initialization of the 8259 Interrupt Controller

Before interrupts can be processed, the 8259 Interrupt Controller must be properly initialized. No hardware reset exists for the 8259. For information about programming the 8259, refer to the list of documents in Section 1.1.2. Initialization of the 8259 Interrupt Controller will require four control words (bytes). The first control word must specify the following:

a. Control word 4 is required.

b. Cascade mode.

c. Call interval of 8.

d. Edge-triggered mode.

The remaining bits are zero. The first initialization control word is written to address 318 (hex), with bit 4 equal to a "1". Initialization control words two, three, and four are written to address 319 (hex). Control word two specifies all eight bits of the interrupt number. Refer to Table 4-8 for the suggested interrupt number and corresponding vector addresses. Control word three must be zeroed out to specify no slave 8259 controllers attached. Control word three is not required. Control word four must specify 8086 mode (bit 0 = "1") and the non-buffered mode (bit 3 = '0'). Automatic End of Interrupt (AEOI) and the Special Fully Nested Mode are optional.
4.7.2 Priority

The priority within the 8259 can be either fixed or rotating. Fixed priority among the eight levels of the 8259 is under software control. Table 4-8 lists all possible interrupts with the default priorities. Priority is listed from highest to lowest. The suggested interrupt numbers and the corresponding vector addresses are listed for compatibility with the Emulex DCP EXEC software.

Table 4-8. Interrupt Priority and Vector Addresses

<table>
<thead>
<tr>
<th>IRPT Level</th>
<th>Description</th>
<th>IRPT No</th>
<th>Vector Addr (H)</th>
</tr>
</thead>
<tbody>
<tr>
<td>N/A</td>
<td>Receive Character Rdy</td>
<td>Ln 1</td>
<td>4C</td>
</tr>
<tr>
<td>N/A</td>
<td>Transmit Buffer Empty</td>
<td>Ln 1</td>
<td>48</td>
</tr>
<tr>
<td>N/A</td>
<td>External Status Change</td>
<td>Ln 1</td>
<td>4A</td>
</tr>
<tr>
<td>N/A</td>
<td>Special Receive Condition</td>
<td>Ln 1</td>
<td>4E</td>
</tr>
<tr>
<td>N/A</td>
<td>Receive Character Rdy</td>
<td>Ln 2</td>
<td>44</td>
</tr>
<tr>
<td>N/A</td>
<td>Transmit Buffer Empty</td>
<td>Ln 2</td>
<td>40</td>
</tr>
<tr>
<td>N/A</td>
<td>External Status Change</td>
<td>Ln 2</td>
<td>42</td>
</tr>
<tr>
<td>N/A</td>
<td>Special Receive Condition</td>
<td>Ln 2</td>
<td>46</td>
</tr>
<tr>
<td>N/A</td>
<td>Receive Character Rdy</td>
<td>Ln 3</td>
<td>4D</td>
</tr>
<tr>
<td>N/A</td>
<td>Transmit Buffer Empty</td>
<td>Ln 3</td>
<td>49</td>
</tr>
<tr>
<td>N/A</td>
<td>External Status Change</td>
<td>Ln 3</td>
<td>4B</td>
</tr>
<tr>
<td>N/A</td>
<td>Special Receive Condition</td>
<td>Ln 3</td>
<td>4F</td>
</tr>
<tr>
<td>N/A</td>
<td>Receive Character Rdy</td>
<td>Ln 4</td>
<td>45</td>
</tr>
<tr>
<td>N/A</td>
<td>Transmit Buffer Empty</td>
<td>Ln 4</td>
<td>41</td>
</tr>
<tr>
<td>N/A</td>
<td>External Status Change</td>
<td>Ln 4</td>
<td>43</td>
</tr>
<tr>
<td>N/A</td>
<td>Special Receive Condition</td>
<td>Ln 4</td>
<td>47</td>
</tr>
<tr>
<td>IR0</td>
<td>Parity Error</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IR1</td>
<td>End of DMA Process</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IR2</td>
<td>Maskable Interrupt from PC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IR3</td>
<td>Timer CH2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IR6</td>
<td>Timer CH0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IR7</td>
<td>Timer CH1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Interrupt numbers '40 - '40F' (hex) for the SCC devices are realized by programming write register 2 in the SCC for ports 1 and 2 to '40' and a '41' (hex) in the SCC for ports 3 and 4. Interrupt numbers 'C0' - 'C7' (hex) are realized by programming the Initialization Control Word 2 (ICW2) of the 8259 to a 'C0' (hex).
4.8 Timers

Three separate timers are provided through the Intel 8254 Programmable Interval Timer on the DCP-286. Each timer can operate in four of the six possible operating modes. Modes 1 and 5 are not used by the hardware. Modes 0 and 4 can be used in a similar manner to generate a software triggered interrupt.

However, mode 2 is the preferred mode for operation as a timer. The time interval when using interrupts is \( n \) times the input count interval where \( n \) equals the initial count loaded into the counter. Mode 3 can also be used as a timer where its time interval is \( (n \text{ divided by 2}) \) times the input count interval. For information on programming the 8254 device, refer to the manufacturer’s manual listed in Section 1.1.2.

The input count interval (period of the input clock) to all three timers is jumper selectable. The option is between dividing the communications Baud rate clock by 8 or 16. The factory setting is the communications clock divided by 16 (see Figure 2-3 for the jumper options).

With the communications clock divided by sixteen, the period of the input clock to timer channels 0, 1, and 2 is 2.17 microseconds. Timer CH2 can be used without interrupts to count at this rate. If interrupts are used, they should be used with timer channels 0 and 1 and the available range would be 4.34 microseconds to 142 milliseconds.

4.9 Direct Memory Access (DMA)

The Intel 8237 DMA Controller on the DCP-286 provides four channels of DMA. This controller runs off the processor clock divided by two (4 MHz for the 8 MHz DCP-286). It provides only one line to indicate that the last character in a block of data has been transferred. This line is used to generate the DMA interrupt for all four channels at interrupt level 1 on the 8259 Interrupt Controller.

The 8237 DMA Controller is second in priority for acquiring the local bus for access to DCP-286 memory. The PC has first priority. The priority for accessing DCP-286 memory is implemented in a hardware programmable device; therefore, reassignments are possible, if required.

NOTE

There is a programming restriction associated with the 8237 DMA controller. Successive I/Os to it cannot occur within 500 nanoseconds of each other. This requirement is met by inserting a JUMP $ + 2 instruction between successive I/Os.
Page Addressing

The DMA channels are limited to transfers of 65,536 bytes or less. The DMA Page Register supplies the upper four bits of the 20-bit DMA address for each channel.

NOTE

In order to avoid "wrap-around," take precautions with respect to block size and starting addresses.

The 8237 DMA Controller can access memory anywhere within a 1-MB memory space. A layout of the DMA Page Register for one channel is shown in Figure 4-8. All four DMA channels are the same so this figure is representative of all four. Bit locations 0-3 are "don't cares."

![Figure 4-8. Layout of Representative DMA Page Register](image)

The DMA page registers are write only and supply the four most significant address bits during a DMA cycle. Each page register defines a 64-KB page for each DMA channel. These registers are undefined after a power-up, and are not cleared by a Programmed Reset.

Line Configurations

The default configuration for the DMA Controller is four half-duplex lines with DMA channels 0, 1, 2, and 3 dedicated to communication lines 1, 2, 3, and 4, respectively. Communication lines 1 and 2 are separately configurable to full-duplex DMA. When configured as a full-duplex line, the DTR line cannot be controlled through the SCC device. Auxiliary control for DTR on lines 1 and 2 is available in the Local Control Register (Section 4.5).

Whenever communication line 1 is configured for full-duplex DMA, CH2 of the DMA Controller is dedicated to the transmit function and CH0 must be used for the receive function. In this case, communication line 3 loses its DMA capability. Do NOT enable DMA on communication line 3 when communication line 1 is configured for full-duplex DMA.
Whenever communication line 2 is configured for full-duplex DMA, CH3 of the DMA Controller is dedicated to the transmit function and CH1 must be used for the receive function. In this case, communication line 4 loses its DMA capability. Do NOT enable DMA on communication line 4 when communication line 2 is configured for full-duplex DMA.

4.9.3 Initializing the 8237 DMA Controller

The 8237 DMA controller should be initialized via the Command Register (address 308) for the following conditions:

1. Memory-to-memory disabled
2. Channel 0 address hold disabled
3. Controller enabled
4. Normal timing
5. Fixed priority
6. Extended write
7. DREQ active low
8. DACK active low

This results in '60' hex being written to the Command Register (address 308).

4.9.4 DMA Transfer Mode

The normal operating mode for the 8237 DMA controller is the Single Transfer Mode. In this mode the DMA controller must gain access to the local 286 CPU bus for each character transferred, and then relinquish the bus.

The 8237 DMA controller can also operate in the Demand Transfer Mode. This mode takes advantage of queued receive characters in the SCC devices, and it transfers multiple characters for one access to the local 286 CPU bus. The Block Transfer Mode for the 8237 DMA controller is reserved for memory-to-memory applications only. It cannot be used with the SCC devices, since data transfers are not synchronized. The cascade mode cannot be used with the 8237 DMA controller.

4.10 8530 Serial I/O Operation

The Zilog 8530 SCC, or equivalent, is used for all four serial communications lines on the DCP-286. This device supports asynchronous, byte-synchronous and bit-synchronous SDLC and HDLC protocols. NRZI data encoding is also supported by the SCCs.

Channel assignment is as follows:

- First SCC -- CHA assigned to communication line 1 CHB assigned to communication line 2
- Second SCC -- CHA assigned to communication line 3 CHB assigned to communication line 4
4.10.1 Programming Restrictions

INTERRUPT ACKNOWLEDGE CYCLE

During any interrupt acknowledge cycle to the SCC, only one I/O read is allowed. In the transparent mode, the software must allow only one I/O read during the PC interrupt acknowledge cycle.

USING DMA WITH SCCs

When using DMA with the SCCs, always enable the DMA Controller after enabling the SCCs. When reset, the SCC can cause a DMA request to transmit the first character before the SCC is ready in either full-duplex or half-duplex.

4.10.2 Modem Control

All four communications lines are capable of operating in full synchronous mode with five modem control lines. Ring Indicator Status is not supported on any of the lines.

Each port is configurable between DTE and DCE. This eliminates the need for a modem in those applications where the line length remains within the RS-232C or RS-422/485 specifications. RS-422/485 is achieved through a communications piggyback adapter. Table 4-9 lists the supported modem control signals.

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>RS232 Pin No. (25-Pin Connector)</th>
<th>Signal Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>DTR</td>
<td>20</td>
<td>Data Terminal Ready</td>
</tr>
<tr>
<td>RTS</td>
<td>4</td>
<td>Request to Send</td>
</tr>
<tr>
<td>CTS</td>
<td>5</td>
<td>Clear to Send</td>
</tr>
<tr>
<td>DSR</td>
<td>6</td>
<td>Data Set Ready</td>
</tr>
<tr>
<td>DCD</td>
<td>8</td>
<td>Data Carrier Detected</td>
</tr>
</tbody>
</table>
4.10.3 Baud Rate Generator

The formula for calculating the time constant required for the SCC Baud rate generator in synchronous mode is as follows:

\[
\text{Time Constant} = \left[ \frac{7.3728 \text{ MHz}}{2(\text{Baud Rate})} \right] - 2
\]

The Baud rate is in bits/second; the frequency is in Hz. The resulting time constant is the decimal count that is written to write registers 12 and 13 in the SCC. Register 12 contains the least significant byte.

For asynchronous applications, the Baud rate clock must be either 16, 32, or 64 times the desired Baud rate. The resulting time constant must be divided accordingly.

Table 4-10 lists the required time constants, in hex, for synchronous applications. Table 4-11 lists the required time constants, in hex, for an asynchronous application where the clock is divided by 16.

Table 4-10. Synchronous Time Constants (7.3728 MHz)

<table>
<thead>
<tr>
<th>Baud Rate</th>
<th>Time Constant (in Hex)</th>
</tr>
</thead>
<tbody>
<tr>
<td>64 K</td>
<td>0038</td>
</tr>
<tr>
<td>56 K</td>
<td>0040</td>
</tr>
<tr>
<td>38.4 K</td>
<td>005E</td>
</tr>
<tr>
<td>19.2 K</td>
<td>00BE</td>
</tr>
<tr>
<td>9600</td>
<td>017E</td>
</tr>
<tr>
<td>7200</td>
<td>01FE</td>
</tr>
<tr>
<td>4800</td>
<td>02FE</td>
</tr>
<tr>
<td>3600</td>
<td>03FE</td>
</tr>
<tr>
<td>2400</td>
<td>05FE</td>
</tr>
<tr>
<td>2000</td>
<td>0732</td>
</tr>
<tr>
<td>1800</td>
<td>07FE</td>
</tr>
<tr>
<td>1200</td>
<td>0BFE</td>
</tr>
<tr>
<td>600</td>
<td>17FE</td>
</tr>
<tr>
<td>300</td>
<td>2FFE</td>
</tr>
<tr>
<td>150</td>
<td>6002</td>
</tr>
<tr>
<td>134.5</td>
<td>6B0E</td>
</tr>
<tr>
<td>110</td>
<td>82E6</td>
</tr>
<tr>
<td>75</td>
<td>BFFE</td>
</tr>
</tbody>
</table>
Table 4-11. Asynchronous Time Constants (7.3728 MHz) (Divided by 16)

<table>
<thead>
<tr>
<th>Baud Rate</th>
<th>Time Constant (in Hex)</th>
</tr>
</thead>
<tbody>
<tr>
<td>76.8 K</td>
<td>0001</td>
</tr>
<tr>
<td>38.4 K</td>
<td>0004</td>
</tr>
<tr>
<td>19.2 K</td>
<td>000A</td>
</tr>
<tr>
<td>9600</td>
<td>0016</td>
</tr>
<tr>
<td>7200</td>
<td>001E</td>
</tr>
<tr>
<td>4800</td>
<td>002E</td>
</tr>
<tr>
<td>3600</td>
<td>003E</td>
</tr>
<tr>
<td>2400</td>
<td>005E</td>
</tr>
<tr>
<td>2000</td>
<td>0072</td>
</tr>
<tr>
<td>1800</td>
<td>007E</td>
</tr>
<tr>
<td>1200</td>
<td>00BE</td>
</tr>
<tr>
<td>600</td>
<td>017E</td>
</tr>
<tr>
<td>300</td>
<td>02FE</td>
</tr>
<tr>
<td>150</td>
<td>05FE</td>
</tr>
<tr>
<td>134.5</td>
<td>06B0</td>
</tr>
<tr>
<td>110</td>
<td>082C</td>
</tr>
<tr>
<td>75</td>
<td>0BFE</td>
</tr>
<tr>
<td>50</td>
<td>11FE</td>
</tr>
</tbody>
</table>

4.11 RS-232 Serial Interfaces

The physical connection of the serial interface is made through a 25-pin type D male connector that requires a cable with a mating female connector. The connector for line 1 is brought out the rear panel of the system unit. It is attached to the DCP-286 module. The connectors for lines 2, 3, and 4 are brought out on a single (line 2) and a double (lines 3 and 4) Cliffhanger assembly.

The standard serial interface consists of a synchronous DTE connection. Figure 4-9 shows the cabling signals for the RS-232 interface.
The serial ports can also be configured as DCE by changing the jumper settings. See Figures 2-9 through 2-12 for the jumper options.

![Diagram of cabling signals for RS-232 Interfaces](PT029-0049)

**Figure 4-9. Cabling Signals for RS-232 Interfaces**

Figures 4-10 through 4-13 show simplified schematics of the four serial ports. Use these schematics if you need more detailed information on the serial port pin/signal assignments.

Cabling signals and pin assignments for the RS-422/485 serial interface are described in a separate manual about the piggyback adapter required for RS-422/485 communications.
Figure 4-10. Simplified Schematic of Serial Port 1
Figure 4-11. Simplified Schematic of Serial Port 2
Figure 4-12. Simplified Schematic of Serial Port 3
Figure 4-13. Simplified Schematic of Serial Port 4
5.1 DMA Test Program

This section provides programming information through an example program, DMA Test Program. The source code for this program is contained on the Diagnostic Diskette included with your DCP-286. This source code allows the independent software vendor, OEM, or user to understand the programming of various functions necessary for developing application programs involving the DCP-286.

The DMA Test Program is made up of two modules -- DMAPC.ASM and DMADCP.ASM. Each module is briefly described in the following subsections. The code itself is extensively documented with comments explaining the action being performed. Headings are included to separate major functional areas within each module.

Basically, one module executes on the PC to initialize the DCP-286 and download the program. The other module runs on the DCP-286 to manipulate various devices and set up the tests.

To execute the program, type the following in response to the DOS prompt (version 2.0 or above) on an IBM PC/XT/AT or compatible:

C>DMATEST.EXE <Enter>

5.2 DMAPC Module

The DMAPC module executes on an IBM PC/XT/AT or compatible and performs the following functions:

- Initialize the DCP-286 Control Registers.
- Set the DCP-286 Power-On Reset Vector.
- Download the DCP-286 module and verify.
- Prompt the user to input the test parameters.
- Initialize the values of the test parameters.
- Start execution of the DCP-286 DMA test program.
- Monitor the values of the DMA test program error variables.
- Display messages on the PC to report error conditions.

These functions are described in the following subsections.
5.2.1 Initialize DCP-286 Control Registers

The first function performed by the DMA PC module is to initialize the DCP-286 Control Registers (1 - 3) with specific configuration information.

Control Register 1: First, this register is set up so that (1) the DCP-286 is in transparent mode; and (2) program reset is active. To implement this setup, 0 hex is written to Control Register 1.

Control Register 3: This register is initialized next so that the DC-286 shares RAM with the PC in its address space at the starting address of D0000 hex. The shared RAM window size is set to 64 KB. To implement this setup, 34 hex is written to Control Register 3.

Control Register 2: This register is initialized (1) for enabled interrupts; (2) for segment enable to be active; and (3) for the starting address of shared RAM in the local processor (80286 on the DCP-286) to be F0000 hex. To implement this setup, an FF, FE, or FC hex is written to Control Register 2.

NOTE

For a window size of 64 KB, bits 0 and 1 in this register are “don’t care”.

5.2.2 Set DCP-286 Power-On Reset Vector

The Power-On Reset Vector for the local processor (80286) must be at F000:FFF0 hex in the address space of the local processor. Because the shared RAM window at the D000 hex segment in the PC address space maps into the F000 hex segment in the local processor address space, the reset vector is written at D000:FFF0 hex of the PC address space.

5.2.3 Download DCP-286 Program and Verify

In order to load the DMA Test Program into segment 0000 hex of the local processor address space, the shared RAM at the D000 hex segment of the PC address space must be mapped into segment 0000 hex of the local processor.
This mapping is performed by writing a C0 hex in Control Register 2. Downloading code into the DCP-286 then becomes simply an exercise in moving code from one area to another in the PC address space. To verify a successful download, the contents of RAM in two separate areas addressable by the PC processor are compared.

NOTE

Programs larger than 64 KB can only be downloaded in chunks with a maximum size of 64 KB.

5.2.4 Prompt User Input of Test Parameters and Initialize Values

For the testing, the user is prompted to enter test parameter values. The keyboard inputs are then passed to the DMA Test Program that runs on the DCP-286.

The test parameters input for the DCP-286 DMA Test Program must be passed to the DCP-286 through the shared memory window and then initialized. This function is completed by the program executing on the PC.

5.2.5 Start Execution of DCP-286 DMA Test Program

Execution of the DCP-286 DMA Test Program is started by forcing a program reset to the DCP-286 and disabling the transparent mode. To cause these actions, the programmed reset and transparent mode bits -- bits 2 and 1, respectively -- in Control Register 1 are set to 1.

5.2.6 Monitor Values of DMA Test Program Error Variables

The PC program continually reads the values of the error variables defined for the DMA Test Program, in order to report messages on errors. The testing of error variables is accomplished through the shared RAM window to the DCP-286 memory.

5.2.7 Display Messages for Error Conditions

When a DMA Test Program error variable contains a meaningful error code, the appropriate message is fetched and displayed.
5.3 DMADCP Module

The DMADCP module contains code to manipulate the various devices (for example, to reset and initialize the SCCs, DMA Controller, and so forth) and routines that complete various actions in specific sequences that comprise the tests.

The following DMA tests are performed:

- Half-Duplex Receive Test.
- Half-Duplex Transmit Test.
- Full-Duplex Test.

The program allows the user to select the specific lines to be tested and the specific tests to be run. The Half-Duplex Receive and Half-Duplex Transmit Tests can be done either on one selected line or on all four lines. The Full-Duplex Test can be done only on line 1 or line 2.

Before starting the test, the user selects whether or not the test should stop or continue if an error occurs. When an error is detected, a trigger pulse is provided on the test point by first setting and then clearing the test-point output bit in the Local Control Register. This pulse output on the DCP-286 test point can be used as a trigger source for diagnostic purposes.

The following subsections outline the test sequences.

5.3.1 Half-Duplex Receive Test

The code for this test performs the following functions in the order listed:

1. The DMA and SCC devices on the DCP-286 are reset.
2. The SCC device is set up for receive using DMA.
3. The DMA channel is set up for receive.
4. The receive buffer is cleared.
5. The transmit buffer is initialized.
6. The SCC transmit is enabled.
7. The SCC receive is enabled.
8. The DMA channel is enabled.
9. Receive data is compared, byte-by-byte, as it is received with the transmit data. The DMA channel word count is continually polled in order to determine whether or not it has been decremented.
When the word count is decremented, it marks the arrival of a new receive character. The receive character is compared with the transmit character. If no error occurs, the test continues until a predetermined count of characters is received, and then the test is terminated successfully.

5.3.2 Half-Duplex Transmit Test

The code for this test performs the following functions in the order listed:

1. The DMA and SCC devices on the DCP-286 are reset.
2. The SCC device is set up for transmit using DMA.
3. The DMA channel is set up for transmit.
4. The receive buffer is cleared.
5. The transmit buffer is initialized.
6. The SCC transmit is enabled.
7. The SCC receive is enabled.
8. The DMA channel is enabled.
9. Receive data is compared, byte-by-byte, as it is received with the transmit data. The DMA channel word count is continually polled in order to determine whether or not it has been decremented.

When the word count is decremented, it marks the arrival of a new receive character. The receive character is compared with the transmit character. If no error occurs, the test continues until a predetermined count of characters is received, and then the test is terminated successfully.
5.3.3 Full-Duplex Test

The code for this test performs the following functions in the order listed:

1. The DMA and SCC devices on the DCP-286 are reset.
2. The SCC device is set up for full duplex using DMA.
3. The DMA channel for receive is set up.
4. The DMA channel for transmit is set up.
5. The receive buffer is cleared.
6. The transmit buffer is initialized.
7. Data Terminal Ready (DTR) is enabled through the Local Control Register.
8. The SCC receive and transmit are enabled.
9. The DMA Channel for receive is enabled.
10. The DMA channel for transmit is enabled.
11. Receive data is compared, byte-by-byte, as it is received with the transmit data. The DMA channel word count is continually polled in order to determine whether or not it has been decremented.

When the word count is decremented, it marks the arrival of a new receive character. The receive character is compared with the transmit character. If no error occurs, the rest continues until a predetermined number of characters are received, and then the test is terminated successfully.
A summary of the factory switch and jumper settings appears in Table A-1. Table A-2 lists the configuration options.

**Table A-1. Factory Configuration Summary.**

<table>
<thead>
<tr>
<th>Switch/Jumper</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>SW1 = CLOSED</td>
<td>SW1 - SW4 sets Control Register</td>
</tr>
<tr>
<td>SW2 = CLOSED</td>
<td>Base address; factory setting</td>
</tr>
<tr>
<td>SW3 = OPEN</td>
<td>to 33C.</td>
</tr>
<tr>
<td>SW4 = OPEN</td>
<td>PC Bus Configuration (one connector)</td>
</tr>
<tr>
<td>SW5 = OPEN</td>
<td>512 KB Memory</td>
</tr>
<tr>
<td>SW6 = CLOSED</td>
<td>IR3 for PC</td>
</tr>
<tr>
<td>JP5:3-4</td>
<td>I/O Channel Check Line</td>
</tr>
<tr>
<td>JP5:17-18</td>
<td>Comm Clock of 7.3728 MHz</td>
</tr>
<tr>
<td>E6-E7</td>
<td>IR3 on 8259 = Timer CH2</td>
</tr>
<tr>
<td>E4-E5</td>
<td>Line 1 as DTE</td>
</tr>
<tr>
<td>E9-E10, E15-E16,</td>
<td>Line 2 as DTE</td>
</tr>
<tr>
<td>E18-E19 and JP1:</td>
<td>Line 3 as DTE</td>
</tr>
<tr>
<td>1-2, 3-4, 5-6, 7-8,</td>
<td>Line 4 as DTE</td>
</tr>
<tr>
<td>9-10, 11-12, 15-16</td>
<td>8-Bit Data Transfers</td>
</tr>
</tbody>
</table>
Table A-2. Configuration Options (Sheet 1)

<table>
<thead>
<tr>
<th>Switch/Jumper</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>SW1 - SW4</td>
<td>SW1 - SW4 sets Control Register Base address. See Figure 2-2 for table of addresses.</td>
</tr>
<tr>
<td>SW5 = CLOSED</td>
<td>AT Bus Configuration</td>
</tr>
<tr>
<td>= OPEN*</td>
<td>PC/XT Bus Configuration</td>
</tr>
<tr>
<td>SW6 = CLOSED*</td>
<td>512 KB Memory</td>
</tr>
<tr>
<td>= OPEN</td>
<td>Illegal Setting</td>
</tr>
<tr>
<td>JP5:1-2</td>
<td>IRQ2 for PC</td>
</tr>
<tr>
<td>JP5:3-4*</td>
<td>IRQ3 for PC</td>
</tr>
<tr>
<td>JP5:5-6</td>
<td>IRQ4 for PC</td>
</tr>
<tr>
<td>JP5:7-8</td>
<td>IRQ5 for PC</td>
</tr>
<tr>
<td>JP5:9-10</td>
<td>IRQ10 for PC/AT</td>
</tr>
<tr>
<td>JP5:11-12</td>
<td>IRQ11 for PC/AT</td>
</tr>
<tr>
<td>JP5:13-14</td>
<td>IRQ12 for PC/AT</td>
</tr>
<tr>
<td>JP5:15-16</td>
<td>IRQ15 for PC/AT</td>
</tr>
<tr>
<td>JP5:17-18*</td>
<td>I/O Channel Check Line</td>
</tr>
<tr>
<td>Removed</td>
<td>Do not interrupt PC for parity</td>
</tr>
<tr>
<td>E7-E8*</td>
<td>Comm Clock of 3.6864 MHz</td>
</tr>
<tr>
<td>E6-E7</td>
<td>Comm Clock of 7.3728 MHz</td>
</tr>
<tr>
<td>E4-E5*</td>
<td>IR3 on 8259 = Timer CH2</td>
</tr>
<tr>
<td>E3-E4</td>
<td>IR3 on 8259 = EIRQ0</td>
</tr>
<tr>
<td>E12-E13</td>
<td>Two-Line Configuration</td>
</tr>
<tr>
<td>E13-E14</td>
<td>Four-Line Configuration</td>
</tr>
<tr>
<td>E9-E10,E15-E16, E18-E19 and JP1: 1-2,3-4,5-6,7-8, 9-10,11-12, 15-16</td>
<td>Line 1 as DTE*</td>
</tr>
<tr>
<td>E10-E11,E17-E18, JP1:2-4,1-3,6-8,5-7, 10-12,9-11,14-16, 13-15,17-18, and 19-20</td>
<td>Line 1 as DCE</td>
</tr>
<tr>
<td>*Factory Setting</td>
<td></td>
</tr>
</tbody>
</table>
Table A-2. Configuration Options (Sheet 2)

<table>
<thead>
<tr>
<th>Switch/Jumper</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP2:7-8 and 9-10*</td>
<td>Line 2 as DTE</td>
</tr>
<tr>
<td>JP2:3-4 and 11-12</td>
<td>Line 2 as DCE</td>
</tr>
<tr>
<td>JP3:7-8 and 9-10*</td>
<td>Line 3 as DTE</td>
</tr>
<tr>
<td>JP3:3-4 and 11-12</td>
<td>Line 3 as DCE</td>
</tr>
<tr>
<td>JP4:7-8 and 9-10*</td>
<td>Line 4 as DTE</td>
</tr>
<tr>
<td>JP4:3-4 and 11-12</td>
<td>Line 4 as DCE</td>
</tr>
<tr>
<td>JP5:19-20</td>
<td>16-Bit Data Transfers</td>
</tr>
<tr>
<td>E1-E2*</td>
<td>8-Bit Data Transfers</td>
</tr>
</tbody>
</table>

*Factory Setting
Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publication.

Manual Part Number __________________________ Rev. __________________________

What is your general reaction to this manual? In your judgment is it complete, accurate, well organized, well written, etc.? Is it easy to use?

________________________________________________________________________

________________________________________________________________________

________________________________________________________________________

What features are most useful?

________________________________________________________________________

________________________________________________________________________

________________________________________________________________________

What faults or errors have you found in the manual?

________________________________________________________________________

________________________________________________________________________

________________________________________________________________________

Does this manual satisfy the need you think it was intended to satisfy?

Does it satisfy your needs? __________________________ Why?

________________________________________________________________________

________________________________________________________________________

________________________________________________________________________

☐ Please send me the current copy of the Controller Handbook, which contains the information on the remainder of EMULEX's controller products.

Name __________________________ Street __________________________

Title __________________________ City __________________________

Company __________________________ State/Country __________________________

Department __________________________ Zip __________________________

Additional copies of this document are available from:

Emulex Corporation
3545 Harbor Boulevard
P.O. Box 6725
Costa Mesa, CA 92626
Attention: Customer Services