Figure 4-7 RAM Address Mapping