PDP-9, PDP-9/L Interface Manual

Company:Digital Equipment Corporation
Part:DEC-09-H7AA-D
Date:1968-11
Keywords:PDP-9

Table of Contents

  • Chapter 1 Introduction to DEC Logic
  • Chapter 2 The PDP-9 and PDP-9/L Computer Systems
    • 2.1 PDP-9
    • 2.2 PDP-9/L
    • 2.3 Computer Subsystems
      • 2.3.1 Central Processor Unit
      • 2.3.2 Core Memory
      • 2.3.3 Input/Output Facilities
  • Chapter 3 Interfacing to the PDP-9 and PDP-9/L Computers
    • 3.1 Program Controlled Transfers
      • 3.1.1 Signal Summary
      • 3.1.2 Peripheral Interface Requirements
      • 3.1.3 I/O Bus Transfer
      • 3.1.4 Other I/O Bus Facilities Used in AC Transfers
    • 3.2 General Use of IOP Pulses and Device Select Codes
      • 3.2.1 Timing Charts
    • 3.3 Program Controlled Transfers Using the API Option
      • 3.3.1 API Interface Logic
    • 3.4 Data Channel Transfers
      • 3.4.1 Latency
      • 3.4.2 Data Channel Interface Logic
      • 3.4.3 Data Transfers To and From the Computer
      • 3.4.4 Expanding the DCH to Eight Devices
      • 3.4.5 Interface Design
      • 3.4.6 Other DCH Features
      • 3.4.7 Standard Core Register Assignment for DCH
  • Chapter 4 Direct Memory Access Channel of the PDP-9
    • 4.1 DMA Interface Signals
    • 4.2 DM09A Operation
      • 4.2.1 Interfacing to the DM09A
      • 4.2.2 DM09A Master Drawing List
      • 4.2.3 Summary of Data Transfer Rates and Latency Times
  • Chapter 5 General Wiring Rules and Suggestions
    • 5.1 Typical Wiring
    • 5.2 Ground System
    • 5.3 Signal Wiring Rules
      • 5.3.1 Control Area Pulses
      • 5.3.2 Register Loading Pulses
      • 5.3.3 Waveform Requirements
    • 5.4 Level Wiring Rules for B-, R-, and S-Series Levels and Pulses
  • Chapter 6 User Terminal Interfaces
    • 6.1 Requirements
    • 6.2 Teletype Interface
  • Chapter 7 Margin Check Bus
  • Chapter 8 The PDP-9 and PDP-9/L Ground Mesh Specifications
  • Appendix A I/O Bus Summary
    • A.1 Physical Characteristics
    • A.2 Electrical Characteristics
    • A.3 W850 Connector
    • A.4 Loading Rules
    • A.5 General Rules
    • A.6 Interface Signals
  • Appendix B PDP-9 Module Information
    • B.1 Measurement Definitions
    • B.2 B-Series Module Interconnections
    • B.3 Modules for PDP-9 or PDP-9/L Interfacing
  • Appendix C Design Example for Standard Interface for the PDP-9 and PDP-9/L I/O Devices
    • C.1 Implementing the Standard Interface

Copies

Address: http://bitsavers.org/pdf/dec/pdp9/DEC-09-H7AA-D_InterfaceMan.pdf
Site: Al Kossow's Bitsavers
Format: PDF
Size: 11302478 bytes (10.8 MiB)
MD5: da813b27238a4760c4a9a573f35e8222
Mirrors: